arch/arm/boot/dts/am335x-evmsk.dts

   1 // SPDX-License-Identifier: GPL-2.0-only
   2 /*
   3  * Copyright (C) 2012 Texas Instruments Incorporated - http://www.ti.com/
   4  */
   5
   6 /*
   7  * AM335x Starter Kit
   8  * http://www.ti.com/tool/tmdssk3358
   9  */
  10
  11 /dts-v1/;
  12
  13 #include "am33xx.dtsi"
  14 #include <dt-bindings/pwm/pwm.h>
  15 #include <dt-bindings/interrupt-controller/irq.h>
  16
  17 / {
  18         model = "TI AM335x EVM-SK";
  19         compatible = "ti,am335x-evmsk", "ti,am33xx";
  20
  21         cpus {
  22                 cpu@0 {
  23                         cpu0-supply = <&vdd1_reg>;
  24                 };
  25         };
  26
  27         memory@80000000 {
  28                 device_type = "memory";
  29                 reg = <0x80000000 0x10000000>; /* 256 MB */
  30         };
  31
  32         chosen {
  33                 stdout-path = &uart0;
  34         };
  35
  36         vbat: fixedregulator0 {
  37                 compatible = "regulator-fixed";
  38                 regulator-name = "vbat";
  39                 regulator-min-microvolt = <5000000>;
  40                 regulator-max-microvolt = <5000000>;
  41                 regulator-boot-on;
  42         };
  43
  44         lis3_reg: fixedregulator1 {
  45                 compatible = "regulator-fixed";
  46                 regulator-name = "lis3_reg";
  47                 regulator-boot-on;
  48         };
  49
  50         wl12xx_vmmc: fixedregulator2 {
  51                 pinctrl-names = "default";
  52                 pinctrl-0 = <&wl12xx_gpio>;
  53                 compatible = "regulator-fixed";
  54                 regulator-name = "vwl1271";
  55                 regulator-min-microvolt = <1800000>;
  56                 regulator-max-microvolt = <1800000>;
  57                 gpio = <&gpio1 29 0>;
  58                 startup-delay-us = <70000>;
  59                 enable-active-high;
  60         };
  61
  62         vtt_fixed: fixedregulator3 {
  63                 compatible = "regulator-fixed";
  64                 regulator-name = "vtt";
  65                 regulator-min-microvolt = <1500000>;
  66                 regulator-max-microvolt = <1500000>;
  67                 gpio = <&gpio0 7 GPIO_ACTIVE_HIGH>;
  68                 regulator-always-on;
  69                 regulator-boot-on;
  70                 enable-active-high;
  71         };
  72
  73         /* TPS79518 */
  74         v1_8d_reg: fixedregulator-v1_8d {
  75                 compatible = "regulator-fixed";
  76                 regulator-name = "v1_8d";
  77                 vin-supply = <&vbat>;
  78                 regulator-min-microvolt = <1800000>;
  79                 regulator-max-microvolt = <1800000>;
  80         };
  81
  82         /* TPS78633 */
  83         v3_3d_reg: fixedregulator-v3_3d {
  84                 compatible = "regulator-fixed";
  85                 regulator-name = "v3_3d";
  86                 vin-supply = <&vbat>;
  87                 regulator-min-microvolt = <3300000>;
  88                 regulator-max-microvolt = <3300000>;
  89         };
  90
  91         leds {
  92                 pinctrl-names = "default";
  93                 pinctrl-0 = <&user_leds_s0>;
  94
  95                 compatible = "gpio-leds";
  96
  97                 led1 {
  98                         label = "evmsk:green:usr0";
  99                         gpios = <&gpio1 4 GPIO_ACTIVE_HIGH>;
 100                         default-state = "off";
 101                 };
 102
 103                 led2 {
 104                         label = "evmsk:green:usr1";
 105                         gpios = <&gpio1 5 GPIO_ACTIVE_HIGH>;
 106                         default-state = "off";
 107                 };
 108
 109                 led3 {
 110                         label = "evmsk:green:mmc0";
 111                         gpios = <&gpio1 6 GPIO_ACTIVE_HIGH>;
 112                         linux,default-trigger = "mmc0";
 113                         default-state = "off";
 114                 };
 115
 116                 led4 {
 117                         label = "evmsk:green:heartbeat";
 118                         gpios = <&gpio1 7 GPIO_ACTIVE_HIGH>;
 119                         linux,default-trigger = "heartbeat";
 120                         default-state = "off";
 121                 };
 122         };
 123
 124         gpio_buttons: gpio_buttons0 {
 125                 compatible = "gpio-keys";
 126                 #address-cells = <1>;
 127                 #size-cells = <0>;
 128
 129                 switch1 {
 130                         label = "button0";
 131                         linux,code = <0x100>;
 132                         gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
 133                 };
 134
 135                 switch2 {
 136                         label = "button1";
 137                         linux,code = <0x101>;
 138                         gpios = <&gpio2 2 GPIO_ACTIVE_HIGH>;
 139                 };
 140
 141                 switch3 {
 142                         label = "button2";
 143                         linux,code = <0x102>;
 144                         gpios = <&gpio0 30 GPIO_ACTIVE_HIGH>;
 145                         wakeup-source;
 146                 };
 147
 148                 switch4 {
 149                         label = "button3";
 150                         linux,code = <0x103>;
 151                         gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
 152                 };
 153         };
 154
 155         lcd_bl: backlight {
 156                 compatible = "pwm-backlight";
 157                 pwms = <&ecap2 0 50000 PWM_POLARITY_INVERTED>;
 158                 brightness-levels = <0 58 61 66 75 90 125 170 255>;
 159                 default-brightness-level = <8>;
 160         };
 161
 162         sound {
 163                 compatible = "simple-audio-card";
 164                 simple-audio-card,name = "AM335x-EVMSK";
 165                 simple-audio-card,widgets =
 166                         "Headphone", "Headphone Jack";
 167                 simple-audio-card,routing =
 168                         "Headphone Jack",       "HPLOUT",
 169                         "Headphone Jack",       "HPROUT";
 170                 simple-audio-card,format = "dsp_b";
 171                 simple-audio-card,bitclock-master = <&sound_master>;
 172                 simple-audio-card,frame-master = <&sound_master>;
 173                 simple-audio-card,bitclock-inversion;
 174
 175                 simple-audio-card,cpu {
 176                         sound-dai = <&mcasp1>;
 177                 };
 178
 179                 sound_master: simple-audio-card,codec {
 180                         sound-dai = <&tlv320aic3106>;
 181                         system-clock-frequency = <24000000>;
 182                 };
 183         };
 184
 185         panel {
 186                 compatible = "ti,tilcdc,panel";
 187                 pinctrl-names = "default", "sleep";
 188                 pinctrl-0 = <&lcd_pins_default>;
 189                 pinctrl-1 = <&lcd_pins_sleep>;
 190                 backlight = <&lcd_bl>;
 191                 status = "okay";
 192                 panel-info {
 193                         ac-bias         = <255>;
 194                         ac-bias-intrpt  = <0>;
 195                         dma-burst-sz    = <16>;
 196                         bpp             = <32>;
 197                         fdd             = <0x80>;
 198                         sync-edge       = <0>;
 199                         sync-ctrl       = <1>;
 200                         raster-order    = <0>;
 201                         fifo-th         = <0>;
 202                 };
 203                 display-timings {
 204                         480x272 {
 205                                 hactive         = <480>;
 206                                 vactive         = <272>;
 207                                 hback-porch     = <43>;
 208                                 hfront-porch    = <8>;
 209                                 hsync-len       = <4>;
 210                                 vback-porch     = <12>;
 211                                 vfront-porch    = <4>;
 212                                 vsync-len       = <10>;
 213                                 clock-frequency = <9000000>;
 214                                 hsync-active    = <0>;
 215                                 vsync-active    = <0>;
 216                         };
 217                 };
 218         };
 219 };
 220
 221 &am33xx_pinmux {
 222         pinctrl-names = "default";
 223         pinctrl-0 = <&gpio_keys_s0 &clkout2_pin>;
 224
 225         lcd_pins_default: lcd_pins_default {
 226                 pinctrl-single,pins = <
 227                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_OUTPUT, MUX_MODE1)      /* gpmc_ad8.lcd_data23 */
 228                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_OUTPUT, MUX_MODE1)      /* gpmc_ad9.lcd_data22 */
 229                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad10.lcd_data21 */
 230                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad11.lcd_data20 */
 231                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad12.lcd_data19 */
 232                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad13.lcd_data18 */
 233                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad14.lcd_data17 */
 234                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_OUTPUT, MUX_MODE1)     /* gpmc_ad15.lcd_data16 */
 235                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PIN_OUTPUT, MUX_MODE0)
 236                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PIN_OUTPUT, MUX_MODE0)
 237                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PIN_OUTPUT, MUX_MODE0)
 238                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PIN_OUTPUT, MUX_MODE0)
 239                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PIN_OUTPUT, MUX_MODE0)
 240                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PIN_OUTPUT, MUX_MODE0)
 241                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PIN_OUTPUT, MUX_MODE0)
 242                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PIN_OUTPUT, MUX_MODE0)
 243                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PIN_OUTPUT, MUX_MODE0)
 244                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PIN_OUTPUT, MUX_MODE0)
 245                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PIN_OUTPUT, MUX_MODE0)
 246                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PIN_OUTPUT, MUX_MODE0)
 247                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PIN_OUTPUT, MUX_MODE0)
 248                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PIN_OUTPUT, MUX_MODE0)
 249                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PIN_OUTPUT, MUX_MODE0)
 250                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PIN_OUTPUT, MUX_MODE0)
 251                         AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_OUTPUT, MUX_MODE0)
 252                         AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_OUTPUT, MUX_MODE0)
 253                         AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_OUTPUT, MUX_MODE0)
 254                         AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_OUTPUT, MUX_MODE0)
 255                 >;
 256         };
 257
 258         lcd_pins_sleep: lcd_pins_sleep {
 259                 pinctrl-single,pins = <
 260                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD8, PIN_INPUT_PULLDOWN, MUX_MODE7)      /* gpmc_ad8.lcd_data23 */
 261                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD9, PIN_INPUT_PULLDOWN, MUX_MODE7)      /* gpmc_ad9.lcd_data22 */
 262                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD10, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad10.lcd_data21 */
 263                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD11, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad11.lcd_data20 */
 264                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD12, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad12.lcd_data19 */
 265                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD13, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad13.lcd_data18 */
 266                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD14, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad14.lcd_data17 */
 267                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD15, PIN_INPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad15.lcd_data16 */
 268                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA0, PULL_DISABLE, MUX_MODE7)
 269                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA1, PULL_DISABLE, MUX_MODE7)
 270                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA2, PULL_DISABLE, MUX_MODE7)
 271                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA3, PULL_DISABLE, MUX_MODE7)
 272                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA4, PULL_DISABLE, MUX_MODE7)
 273                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA5, PULL_DISABLE, MUX_MODE7)
 274                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA6, PULL_DISABLE, MUX_MODE7)
 275                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA7, PULL_DISABLE, MUX_MODE7)
 276                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA8, PULL_DISABLE, MUX_MODE7)
 277                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA9, PULL_DISABLE, MUX_MODE7)
 278                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA10, PULL_DISABLE, MUX_MODE7)
 279                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA11, PULL_DISABLE, MUX_MODE7)
 280                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA12, PULL_DISABLE, MUX_MODE7)
 281                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA13, PULL_DISABLE, MUX_MODE7)
 282                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA14, PULL_DISABLE, MUX_MODE7)
 283                         AM33XX_PADCONF(AM335X_PIN_LCD_DATA15, PULL_DISABLE, MUX_MODE7)
 284                         AM33XX_PADCONF(AM335X_PIN_LCD_VSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7)
 285                         AM33XX_PADCONF(AM335X_PIN_LCD_HSYNC, PIN_INPUT_PULLDOWN, MUX_MODE7)
 286                         AM33XX_PADCONF(AM335X_PIN_LCD_PCLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
 287                         AM33XX_PADCONF(AM335X_PIN_LCD_AC_BIAS_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
 288                 >;
 289         };
 290
 291
 292         user_leds_s0: user_leds_s0 {
 293                 pinctrl-single,pins = <
 294                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD4, PIN_OUTPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad4.gpio1_4 */
 295                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD5, PIN_OUTPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad5.gpio1_5 */
 296                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD6, PIN_OUTPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad6.gpio1_6 */
 297                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD7, PIN_OUTPUT_PULLDOWN, MUX_MODE7)     /* gpmc_ad7.gpio1_7 */
 298                 >;
 299         };
 300
 301         gpio_keys_s0: gpio_keys_s0 {
 302                 pinctrl-single,pins = <
 303                         AM33XX_PADCONF(AM335X_PIN_GPMC_OEN_REN, PIN_INPUT_PULLDOWN, MUX_MODE7)  /* gpmc_oen_ren.gpio2_3 */
 304                         AM33XX_PADCONF(AM335X_PIN_GPMC_ADVN_ALE, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_advn_ale.gpio2_2 */
 305                         AM33XX_PADCONF(AM335X_PIN_GPMC_WAIT0, PIN_INPUT_PULLDOWN, MUX_MODE7)    /* gpmc_wait0.gpio0_30 */
 306                         AM33XX_PADCONF(AM335X_PIN_GPMC_BEN0_CLE, PIN_INPUT_PULLDOWN, MUX_MODE7) /* gpmc_ben0_cle.gpio2_5 */
 307                 >;
 308         };
 309
 310         i2c0_pins: pinmux_i2c0_pins {
 311                 pinctrl-single,pins = <
 312                         AM33XX_PADCONF(AM335X_PIN_I2C0_SDA, PIN_INPUT_PULLUP, MUX_MODE0)
 313                         AM33XX_PADCONF(AM335X_PIN_I2C0_SCL, PIN_INPUT_PULLUP, MUX_MODE0)
 314                 >;
 315         };
 316
 317         uart0_pins: pinmux_uart0_pins {
 318                 pinctrl-single,pins = <
 319                         AM33XX_PADCONF(AM335X_PIN_UART0_RXD, PIN_INPUT_PULLUP, MUX_MODE0)
 320                         AM33XX_PADCONF(AM335X_PIN_UART0_TXD, PIN_OUTPUT_PULLDOWN, MUX_MODE0)
 321                 >;
 322         };
 323
 324         clkout2_pin: pinmux_clkout2_pin {
 325                 pinctrl-single,pins = <
 326                         AM33XX_PADCONF(AM335X_PIN_XDMA_EVENT_INTR1, PIN_OUTPUT_PULLDOWN, MUX_MODE3)     /* xdma_event_intr1.clkout2 */
 327                 >;
 328         };
 329
 330         ecap2_pins: backlight_pins {
 331                 pinctrl-single,pins = <
 332                         AM33XX_PADCONF(AM335X_PIN_MCASP0_AHCLKR, 0x0, MUX_MODE4)        /* mcasp0_ahclkr.ecap2_in_pwm2_out */
 333                 >;
 334         };
 335
 336         cpsw_default: cpsw_default {
 337                 pinctrl-single,pins = <
 338                         /* Slave 1 */
 339                         AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_OUTPUT_PULLDOWN, MUX_MODE2)   /* mii1_txen.rgmii1_tctl */
 340                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE2)    /* mii1_rxdv.rgmii1_rctl */
 341                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_OUTPUT_PULLDOWN, MUX_MODE2)    /* mii1_txd3.rgmii1_td3 */
 342                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_OUTPUT_PULLDOWN, MUX_MODE2)    /* mii1_txd2.rgmii1_td2 */
 343                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_OUTPUT_PULLDOWN, MUX_MODE2)    /* mii1_txd1.rgmii1_td1 */
 344                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_OUTPUT_PULLDOWN, MUX_MODE2)    /* mii1_txd0.rgmii1_td0 */
 345                         AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_OUTPUT_PULLDOWN, MUX_MODE2)  /* mii1_txclk.rgmii1_tclk */
 346                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE2)   /* mii1_rxclk.rgmii1_rclk */
 347                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE2)     /* mii1_rxd3.rgmii1_rd3 */
 348                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE2)     /* mii1_rxd2.rgmii1_rd2 */
 349                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE2)     /* mii1_rxd1.rgmii1_rd1 */
 350                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE2)     /* mii1_rxd0.rgmii1_rd0 */
 351
 352                         /* Slave 2 */
 353                         AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a0.rgmii2_tctl */
 354                         AM33XX_PADCONF(AM335X_PIN_GPMC_A1, PIN_INPUT_PULLDOWN, MUX_MODE2)       /* gpmc_a1.rgmii2_rctl */
 355                         AM33XX_PADCONF(AM335X_PIN_GPMC_A2, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a2.rgmii2_td3 */
 356                         AM33XX_PADCONF(AM335X_PIN_GPMC_A3, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a3.rgmii2_td2 */
 357                         AM33XX_PADCONF(AM335X_PIN_GPMC_A4, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a4.rgmii2_td1 */
 358                         AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a5.rgmii2_td0 */
 359                         AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_OUTPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a6.rgmii2_tclk */
 360                         AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_INPUT_PULLDOWN, MUX_MODE2)       /* gpmc_a7.rgmii2_rclk */
 361                         AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_INPUT_PULLDOWN, MUX_MODE2)       /* gpmc_a8.rgmii2_rd3 */
 362                         AM33XX_PADCONF(AM335X_PIN_GPMC_A9, PIN_INPUT_PULLDOWN, MUX_MODE2)       /* gpmc_a9.rgmii2_rd2 */
 363                         AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a10.rgmii2_rd1 */
 364                         AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE2)      /* gpmc_a11.rgmii2_rd0 */
 365                 >;
 366         };
 367
 368         cpsw_sleep: cpsw_sleep {
 369                 pinctrl-single,pins = <
 370                         /* Slave 1 reset value */
 371                         AM33XX_PADCONF(AM335X_PIN_MII1_TX_EN, PIN_INPUT_PULLDOWN, MUX_MODE7)
 372                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_DV, PIN_INPUT_PULLDOWN, MUX_MODE7)
 373                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
 374                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
 375                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
 376                         AM33XX_PADCONF(AM335X_PIN_MII1_TXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
 377                         AM33XX_PADCONF(AM335X_PIN_MII1_TX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
 378                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
 379                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD3, PIN_INPUT_PULLDOWN, MUX_MODE7)
 380                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD2, PIN_INPUT_PULLDOWN, MUX_MODE7)
 381                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD1, PIN_INPUT_PULLDOWN, MUX_MODE7)
 382                         AM33XX_PADCONF(AM335X_PIN_MII1_RXD0, PIN_INPUT_PULLDOWN, MUX_MODE7)
 383
 384                         /* Slave 2 reset value*/
 385                         AM33XX_PADCONF(AM335X_PIN_GPMC_A0, PIN_INPUT_PULLDOWN, MUX_MODE7)
 386                         AM33XX_PADCONF(AM335X_PIN_GPMC_A1, PIN_INPUT_PULLDOWN, MUX_MODE7)
 387                         AM33XX_PADCONF(AM335X_PIN_GPMC_A2, PIN_INPUT_PULLDOWN, MUX_MODE7)
 388                         AM33XX_PADCONF(AM335X_PIN_GPMC_A3, PIN_INPUT_PULLDOWN, MUX_MODE7)
 389                         AM33XX_PADCONF(AM335X_PIN_GPMC_A4, PIN_INPUT_PULLDOWN, MUX_MODE7)
 390                         AM33XX_PADCONF(AM335X_PIN_GPMC_A5, PIN_INPUT_PULLDOWN, MUX_MODE7)
 391                         AM33XX_PADCONF(AM335X_PIN_GPMC_A6, PIN_INPUT_PULLDOWN, MUX_MODE7)
 392                         AM33XX_PADCONF(AM335X_PIN_GPMC_A7, PIN_INPUT_PULLDOWN, MUX_MODE7)
 393                         AM33XX_PADCONF(AM335X_PIN_GPMC_A8, PIN_INPUT_PULLDOWN, MUX_MODE7)
 394                         AM33XX_PADCONF(AM335X_PIN_GPMC_A9, PIN_INPUT_PULLDOWN, MUX_MODE7)
 395                         AM33XX_PADCONF(AM335X_PIN_GPMC_A10, PIN_INPUT_PULLDOWN, MUX_MODE7)
 396                         AM33XX_PADCONF(AM335X_PIN_GPMC_A11, PIN_INPUT_PULLDOWN, MUX_MODE7)
 397                 >;
 398         };
 399
 400         davinci_mdio_default: davinci_mdio_default {
 401                 pinctrl-single,pins = <
 402                         /* MDIO */
 403                         AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLUP | SLEWCTRL_FAST, MUX_MODE0)
 404                         AM33XX_PADCONF(AM335X_PIN_MDC, PIN_OUTPUT_PULLUP, MUX_MODE0)
 405                 >;
 406         };
 407
 408         davinci_mdio_sleep: davinci_mdio_sleep {
 409                 pinctrl-single,pins = <
 410                         /* MDIO reset value */
 411                         AM33XX_PADCONF(AM335X_PIN_MDIO, PIN_INPUT_PULLDOWN, MUX_MODE7)
 412                         AM33XX_PADCONF(AM335X_PIN_MDC, PIN_INPUT_PULLDOWN, MUX_MODE7)
 413                 >;
 414         };
 415
 416         mmc1_pins: pinmux_mmc1_pins {
 417                 pinctrl-single,pins = <
 418                         AM33XX_PADCONF(AM335X_PIN_SPI0_CS1, PIN_INPUT, MUX_MODE7)               /* spi0_cs1.gpio0_6 */
 419                         AM33XX_PADCONF(AM335X_PIN_MMC0_DAT0, PIN_INPUT_PULLUP, MUX_MODE0)
 420                         AM33XX_PADCONF(AM335X_PIN_MMC0_DAT1, PIN_INPUT_PULLUP, MUX_MODE0)
 421                         AM33XX_PADCONF(AM335X_PIN_MMC0_DAT2, PIN_INPUT_PULLUP, MUX_MODE0)
 422                         AM33XX_PADCONF(AM335X_PIN_MMC0_DAT3, PIN_INPUT_PULLUP, MUX_MODE0)
 423                         AM33XX_PADCONF(AM335X_PIN_MMC0_CMD, PIN_INPUT_PULLUP, MUX_MODE0)
 424                         AM33XX_PADCONF(AM335X_PIN_MMC0_CLK, PIN_INPUT_PULLUP, MUX_MODE0)
 425                         AM33XX_PADCONF(AM335X_PIN_MCASP0_ACLKR, PIN_INPUT, MUX_MODE4)           /* mcasp0_aclkr.mmc0_sdwp */
 426                 >;
 427         };
 428
 429         mcasp1_pins: mcasp1_pins {
 430                 pinctrl-single,pins = <
 431                         AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE4) /* mii1_crs.mcasp1_aclkx */
 432                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE4) /* mii1_rxerr.mcasp1_fsx */
 433                         AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_OUTPUT_PULLDOWN, MUX_MODE4) /* mii1_col.mcasp1_axr2 */
 434                         AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE4) /* rmii1_ref_clk.mcasp1_axr3 */
 435                 >;
 436         };
 437
 438         mcasp1_pins_sleep: mcasp1_pins_sleep {
 439                 pinctrl-single,pins = <
 440                         AM33XX_PADCONF(AM335X_PIN_MII1_CRS, PIN_INPUT_PULLDOWN, MUX_MODE7)
 441                         AM33XX_PADCONF(AM335X_PIN_MII1_RX_ER, PIN_INPUT_PULLDOWN, MUX_MODE7)
 442                         AM33XX_PADCONF(AM335X_PIN_MII1_COL, PIN_INPUT_PULLDOWN, MUX_MODE7)
 443                         AM33XX_PADCONF(AM335X_PIN_RMII1_REF_CLK, PIN_INPUT_PULLDOWN, MUX_MODE7)
 444                 >;
 445         };
 446
 447         mmc2_pins: pinmux_mmc2_pins {
 448                 pinctrl-single,pins = <
 449                         AM33XX_PADCONF(AM335X_PIN_GPMC_WPN, PIN_INPUT_PULLUP, MUX_MODE7) /* gpmc_wpn.gpio0_31 */
 450                         AM33XX_PADCONF(AM335X_PIN_GPMC_CSN1, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn1.mmc1_clk */
 451                         AM33XX_PADCONF(AM335X_PIN_GPMC_CSN2, PIN_INPUT_PULLUP, MUX_MODE2) /* gpmc_csn2.mmc1_cmd */
 452                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD0, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad0.mmc1_dat0 */
 453                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD1, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad1.mmc1_dat1 */
 454                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD2, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad2.mmc1_dat2 */
 455                         AM33XX_PADCONF(AM335X_PIN_GPMC_AD3, PIN_INPUT_PULLUP, MUX_MODE1) /* gpmc_ad3.mmc1_dat3 */
 456                 >;
 457         };
 458
 459         wl12xx_gpio: pinmux_wl12xx_gpio {
 460                 pinctrl-single,pins = <
 461                         AM33XX_PADCONF(AM335X_PIN_GPMC_CSN0, PIN_OUTPUT_PULLUP, MUX_MODE7) /* gpmc_csn0.gpio1_29 */
 462                 >;
 463         };
 464 };
 465
 466 &uart0 {
 467         pinctrl-names = "default";
 468         pinctrl-0 = <&uart0_pins>;
 469
 470         status = "okay";
 471 };
 472
 473 &i2c0 {
 474         pinctrl-names = "default";
 475         pinctrl-0 = <&i2c0_pins>;
 476
 477         status = "okay";
 478         clock-frequency = <400000>;
 479
 480         tps: tps@2d {
 481                 reg = <0x2d>;
 482         };
 483
 484         lis331dlh: lis331dlh@18 {
 485                 compatible = "st,lis331dlh", "st,lis3lv02d";
 486                 reg = <0x18>;
 487                 Vdd-supply = <&lis3_reg>;
 488                 Vdd_IO-supply = <&lis3_reg>;
 489
 490                 st,click-single-x;
 491                 st,click-single-y;
 492                 st,click-single-z;
 493                 st,click-thresh-x = <10>;
 494                 st,click-thresh-y = <10>;
 495                 st,click-thresh-z = <10>;
 496                 st,irq1-click;
 497                 st,irq2-click;
 498                 st,wakeup-x-lo;
 499                 st,wakeup-x-hi;
 500                 st,wakeup-y-lo;
 501                 st,wakeup-y-hi;
 502                 st,wakeup-z-lo;
 503                 st,wakeup-z-hi;
 504                 st,min-limit-x = <120>;
 505                 st,min-limit-y = <120>;
 506                 st,min-limit-z = <140>;
 507                 st,max-limit-x = <550>;
 508                 st,max-limit-y = <550>;
 509                 st,max-limit-z = <750>;
 510         };
 511
 512         tlv320aic3106: tlv320aic3106@1b {
 513                 #sound-dai-cells = <0>;
 514                 compatible = "ti,tlv320aic3106";
 515                 reg = <0x1b>;
 516                 status = "okay";
 517
 518                 /* Regulators */
 519                 AVDD-supply = <&v3_3d_reg>;
 520                 IOVDD-supply = <&v3_3d_reg>;
 521                 DRVDD-supply = <&v3_3d_reg>;
 522                 DVDD-supply = <&v1_8d_reg>;
 523         };
 524 };
 525
 526 &usb1 {
 527         dr_mode = "host";
 528 };
 529
 530 &epwmss2 {
 531         status = "okay";
 532
 533         ecap2: ecap@100 {
 534                 status = "okay";
 535                 pinctrl-names = "default";
 536                 pinctrl-0 = <&ecap2_pins>;
 537         };
 538 };
 539
 540 #include "tps65910.dtsi"
 541
 542 &tps {
 543         vcc1-supply = <&vbat>;
 544         vcc2-supply = <&vbat>;
 545         vcc3-supply = <&vbat>;
 546         vcc4-supply = <&vbat>;
 547         vcc5-supply = <&vbat>;
 548         vcc6-supply = <&vbat>;
 549         vcc7-supply = <&vbat>;
 550         vccio-supply = <&vbat>;
 551
 552         regulators {
 553                 vrtc_reg: regulator@0 {
 554                         regulator-always-on;
 555                 };
 556
 557                 vio_reg: regulator@1 {
 558                         regulator-always-on;
 559                 };
 560
 561                 vdd1_reg: regulator@2 {
 562                         /* VDD_MPU voltage limits 0.95V - 1.26V with +/-4% tolerance */
 563                         regulator-name = "vdd_mpu";
 564                         regulator-min-microvolt = <912500>;
 565                         regulator-max-microvolt = <1351500>;
 566                         regulator-boot-on;
 567                         regulator-always-on;
 568                 };
 569
 570                 vdd2_reg: regulator@3 {
 571                         /* VDD_CORE voltage limits 0.95V - 1.1V with +/-4% tolerance */
 572                         regulator-name = "vdd_core";
 573                         regulator-min-microvolt = <912500>;
 574                         regulator-max-microvolt = <1150000>;
 575                         regulator-boot-on;
 576                         regulator-always-on;
 577                 };
 578
 579                 vdd3_reg: regulator@4 {
 580                         regulator-always-on;
 581                 };
 582
 583                 vdig1_reg: regulator@5 {
 584                         regulator-always-on;
 585                 };
 586
 587                 vdig2_reg: regulator@6 {
 588                         regulator-always-on;
 589                 };
 590
 591                 vpll_reg: regulator@7 {
 592                         regulator-always-on;
 593                 };
 594
 595                 vdac_reg: regulator@8 {
 596                         regulator-always-on;
 597                 };
 598
 599                 vaux1_reg: regulator@9 {
 600                         regulator-always-on;
 601                 };
 602
 603                 vaux2_reg: regulator@10 {
 604                         regulator-always-on;
 605                 };
 606
 607                 vaux33_reg: regulator@11 {
 608                         regulator-always-on;
 609                 };
 610
 611                 vmmc_reg: regulator@12 {
 612                         regulator-min-microvolt = <1800000>;
 613                         regulator-max-microvolt = <3300000>;
 614                         regulator-always-on;
 615                 };
 616         };
 617 };
 618
 619 &mac {
 620         pinctrl-names = "default", "sleep";
 621         pinctrl-0 = <&cpsw_default>;
 622         pinctrl-1 = <&cpsw_sleep>;
 623         dual_emac = <1>;
 624         status = "okay";
 625 };
 626
 627 &davinci_mdio {
 628         pinctrl-names = "default", "sleep";
 629         pinctrl-0 = <&davinci_mdio_default>;
 630         pinctrl-1 = <&davinci_mdio_sleep>;
 631         status = "okay";
 632
 633         ethphy0: ethernet-phy@0 {
 634                 reg = <0>;
 635         };
 636
 637         ethphy1: ethernet-phy@1 {
 638                 reg = <1>;
 639         };
 640 };
 641
 642 &cpsw_emac0 {
 643         phy-handle = <&ethphy0>;
 644         phy-mode = "rgmii-id";
 645         dual_emac_res_vlan = <1>;
 646 };
 647
 648 &cpsw_emac1 {
 649         phy-handle = <&ethphy1>;
 650         phy-mode = "rgmii-id";
 651         dual_emac_res_vlan = <2>;
 652 };
 653
 654 &mmc1 {
 655         status = "okay";
 656         vmmc-supply = <&vmmc_reg>;
 657         bus-width = <4>;
 658         pinctrl-names = "default";
 659         pinctrl-0 = <&mmc1_pins>;
 660         cd-gpios = <&gpio0 6 GPIO_ACTIVE_LOW>;
 661 };
 662
 663 &sham {
 664         status = "okay";
 665 };
 666
 667 &aes {
 668         status = "okay";
 669 };
 670
 671 &gpio0 {
 672         ti,no-reset-on-init;
 673 };
 674
 675 &mmc2 {
 676         status = "okay";
 677         vmmc-supply = <&wl12xx_vmmc>;
 678         ti,non-removable;
 679         bus-width = <4>;
 680         cap-power-off-card;
 681         keep-power-in-suspend;
 682         pinctrl-names = "default";
 683         pinctrl-0 = <&mmc2_pins>;
 684
 685         #address-cells = <1>;
 686         #size-cells = <0>;
 687         wlcore: wlcore@2 {
 688                 compatible = "ti,wl1271";
 689                 reg = <2>;
 690                 interrupt-parent = <&gpio0>;
 691                 interrupts = <31 IRQ_TYPE_EDGE_RISING>; /* gpio 31 */
 692                 ref-clock-frequency = <38400000>;
 693         };
 694 };
 695
 696 &mcasp1 {
 697         #sound-dai-cells = <0>;
 698         pinctrl-names = "default", "sleep";
 699         pinctrl-0 = <&mcasp1_pins>;
 700         pinctrl-1 = <&mcasp1_pins_sleep>;
 701
 702         status = "okay";
 703
 704         op-mode = <0>;          /* MCASP_IIS_MODE */
 705         tdm-slots = <2>;
 706         /* 4 serializers */
 707         serial-dir = <  /* 0: INACTIVE, 1: TX, 2: RX */
 708                 0 0 1 2
 709         >;
 710         tx-num-evt = <32>;
 711         rx-num-evt = <32>;
 712 };
 713
 714 &tscadc {
 715         status = "okay";
 716         tsc {
 717                 ti,wires = <4>;
 718                 ti,x-plate-resistance = <200>;
 719                 ti,coordinate-readouts = <5>;
 720                 ti,wire-config = <0x00 0x11 0x22 0x33>;
 721         };
 722 };
 723
 724 &lcdc {
 725         status = "okay";
 726
 727         blue-and-red-wiring = "crossed";
 728 };
 729
 730 &rtc {
 731         clocks = <&clk_32768_ck>, <&clk_24mhz_clkctrl AM3_CLK_24MHZ_CLKDIV32K_CLKCTRL 0>;
 732         clock-names = "ext-clk", "int-clk";
 733 };