1 /*****************************************************************************
2 * Copyright(c) 2009, RealTEK Technology Inc. All Right Reserved.
4 * Module: __INC_HAL8723BREG_H
7 * Note: 1. Define Mac register address and corresponding bit mask map
10 * Export: Constants, macro, functions(API), global variables(None).
17 *****************************************************************************/
18 #ifndef __INC_HAL8723BREG_H
19 #define __INC_HAL8723BREG_H
23 //============================================================
25 //============================================================
27 //-----------------------------------------------------
29 // 0x0000h ~ 0x00FFh System Configuration
31 //-----------------------------------------------------
32 #define REG_SYS_ISO_CTRL_8723B 0x0000 // 2 Byte
33 #define REG_SYS_FUNC_EN_8723B 0x0002 // 2 Byte
34 #define REG_APS_FSMCO_8723B 0x0004 // 4 Byte
35 #define REG_SYS_CLKR_8723B 0x0008 // 2 Byte
36 #define REG_9346CR_8723B 0x000A // 2 Byte
37 #define REG_EE_VPD_8723B 0x000C // 2 Byte
38 #define REG_AFE_MISC_8723B 0x0010 // 1 Byte
39 #define REG_SPS0_CTRL_8723B 0x0011 // 7 Byte
40 #define REG_SPS_OCP_CFG_8723B 0x0018 // 4 Byte
41 #define REG_RSV_CTRL_8723B 0x001C // 3 Byte
42 #define REG_RF_CTRL_8723B 0x001F // 1 Byte
43 #define REG_LPLDO_CTRL_8723B 0x0023 // 1 Byte
44 #define REG_AFE_XTAL_CTRL_8723B 0x0024 // 4 Byte
45 #define REG_AFE_PLL_CTRL_8723B 0x0028 // 4 Byte
46 #define REG_MAC_PLL_CTRL_EXT_8723B 0x002c // 4 Byte
47 #define REG_EFUSE_CTRL_8723B 0x0030
48 #define REG_EFUSE_TEST_8723B 0x0034
49 #define REG_PWR_DATA_8723B 0x0038
50 #define REG_CAL_TIMER_8723B 0x003C
51 #define REG_ACLK_MON_8723B 0x003E
52 #define REG_GPIO_MUXCFG_8723B 0x0040
53 #define REG_GPIO_IO_SEL_8723B 0x0042
54 #define REG_MAC_PINMUX_CFG_8723B 0x0043
55 #define REG_GPIO_PIN_CTRL_8723B 0x0044
56 #define REG_GPIO_INTM_8723B 0x0048
57 #define REG_LEDCFG0_8723B 0x004C
58 #define REG_LEDCFG1_8723B 0x004D
59 #define REG_LEDCFG2_8723B 0x004E
60 #define REG_LEDCFG3_8723B 0x004F
61 #define REG_FSIMR_8723B 0x0050
62 #define REG_FSISR_8723B 0x0054
63 #define REG_HSIMR_8723B 0x0058
64 #define REG_HSISR_8723B 0x005c
65 #define REG_GPIO_EXT_CTRL 0x0060
66 #define REG_MULTI_FUNC_CTRL_8723B 0x0068
67 #define REG_GPIO_STATUS_8723B 0x006C
68 #define REG_SDIO_CTRL_8723B 0x0070
69 #define REG_OPT_CTRL_8723B 0x0074
70 #define REG_AFE_XTAL_CTRL_EXT_8723B 0x0078
71 #define REG_MCUFWDL_8723B 0x0080
72 #define REG_FW_DBG_STATUS_8723B 0x0088
73 #define REG_FW_DBG_CTRL_8723B 0x008F
74 #define REG_SYSON_FSM_MON_8723B 0x00A0
75 #define REG_HIMR0_8723B 0x00B0
76 #define REG_HISR0_8723B 0x00B4
77 #define REG_HIMR1_8723B 0x00B8
78 #define REG_HISR1_8723B 0x00BC
79 #define REG_PMC_DBG_CTRL2_8723B 0x00CC
80 #define REG_EFUSE_BURN_GNT_8723B 0x00CF
81 #define REG_HPON_FSM_8723B 0x00EC
82 #define REG_SYS_CFG_8723B 0x00F0
83 #define REG_SYS_CFG1_8723B 0x00FC
84 #define REG_ROM_VERSION 0x00FD
86 //-----------------------------------------------------
88 // 0x0100h ~ 0x01FFh MACTOP General Configuration
90 //-----------------------------------------------------
91 #define REG_CR_8723B 0x0100
92 #define REG_PBP_8723B 0x0104
93 #define REG_PKT_BUFF_ACCESS_CTRL_8723B 0x0106
94 #define REG_TRXDMA_CTRL_8723B 0x010C
95 #define REG_TRXFF_BNDY_8723B 0x0114
96 #define REG_TRXFF_STATUS_8723B 0x0118
97 #define REG_RXFF_PTR_8723B 0x011C
98 #define REG_CPWM_8723B 0x012F
99 #define REG_FWIMR_8723B 0x0130
100 #define REG_FWISR_8723B 0x0134
101 #define REG_FTIMR_8723B 0x0138
102 #define REG_PKTBUF_DBG_CTRL_8723B 0x0140
103 #define REG_RXPKTBUF_CTRL_8723B 0x0142
104 #define REG_PKTBUF_DBG_DATA_L_8723B 0x0144
105 #define REG_PKTBUF_DBG_DATA_H_8723B 0x0148
107 #define REG_TC0_CTRL_8723B 0x0150
108 #define REG_TC1_CTRL_8723B 0x0154
109 #define REG_TC2_CTRL_8723B 0x0158
110 #define REG_TC3_CTRL_8723B 0x015C
111 #define REG_TC4_CTRL_8723B 0x0160
112 #define REG_TCUNIT_BASE_8723B 0x0164
113 #define REG_RSVD3_8723B 0x0168
114 #define REG_C2HEVT_MSG_NORMAL_8723B 0x01A0
115 #define REG_C2HEVT_CMD_SEQ_88XX 0x01A1
116 #define REG_C2hEVT_CMD_CONTENT_88XX 0x01A2
117 #define REG_C2HEVT_CMD_LEN_88XX 0x01AE
118 #define REG_C2HEVT_CLEAR_8723B 0x01AF
119 #define REG_MCUTST_1_8723B 0x01C0
120 #define REG_MCUTST_WOWLAN_8723B 0x01C7
121 #define REG_FMETHR_8723B 0x01C8
122 #define REG_HMETFR_8723B 0x01CC
123 #define REG_HMEBOX_0_8723B 0x01D0
124 #define REG_HMEBOX_1_8723B 0x01D4
125 #define REG_HMEBOX_2_8723B 0x01D8
126 #define REG_HMEBOX_3_8723B 0x01DC
127 #define REG_LLT_INIT_8723B 0x01E0
128 #define REG_HMEBOX_EXT0_8723B 0x01F0
129 #define REG_HMEBOX_EXT1_8723B 0x01F4
130 #define REG_HMEBOX_EXT2_8723B 0x01F8
131 #define REG_HMEBOX_EXT3_8723B 0x01FC
133 //-----------------------------------------------------
135 // 0x0200h ~ 0x027Fh TXDMA Configuration
137 //-----------------------------------------------------
138 #define REG_RQPN_8723B 0x0200
139 #define REG_FIFOPAGE_8723B 0x0204
140 #if (DM_ODM_SUPPORT_TYPE == ODM_CE)
141 #define REG_DWBCN0_CTRL_8723B REG_TDECTRL
143 #define REG_TDECTRL_8723B 0x0208
145 #define REG_TXDMA_OFFSET_CHK_8723B 0x020C
146 #define REG_TXDMA_STATUS_8723B 0x0210
147 #define REG_RQPN_NPQ_8723B 0x0214
148 #if (DM_ODM_SUPPORT_TYPE == ODM_CE)
149 #define REG_DWBCN1_CTRL_8723B 0x0228
151 #define REG_TDECTRL1_8723B 0x0228
154 //-----------------------------------------------------
156 // 0x0280h ~ 0x02FFh RXDMA Configuration
158 //-----------------------------------------------------
159 #define REG_RXDMA_AGG_PG_TH_8723B 0x0280
160 #define REG_FW_UPD_RDPTR_8723B 0x0284 // FW shall update this register before FW write RXPKT_RELEASE_POLL to 1
161 #define REG_RXDMA_CONTROL_8723B 0x0286 // Control the RX DMA.
162 #define REG_RXPKT_NUM_8723B 0x0287 // The number of packets in RXPKTBUF.
163 #define REG_RXDMA_STATUS_8723B 0x0288
164 #define REG_RXDMA_PRO_8723B 0x0290
165 #define REG_EARLY_MODE_CONTROL_8723B 0x02BC
166 #define REG_RSVD5_8723B 0x02F0
167 #define REG_RSVD6_8723B 0x02F4
170 //-----------------------------------------------------
172 // 0x0300h ~ 0x03FFh PCIe
174 //-----------------------------------------------------
175 #define REG_PCIE_CTRL_REG_8723B 0x0300
176 #define REG_INT_MIG_8723B 0x0304 // Interrupt Migration
177 #define REG_BCNQ_DESA_8723B 0x0308 // TX Beacon Descriptor Address
178 #define REG_HQ_DESA_8723B 0x0310 // TX High Queue Descriptor Address
179 #define REG_MGQ_DESA_8723B 0x0318 // TX Manage Queue Descriptor Address
180 #define REG_VOQ_DESA_8723B 0x0320 // TX VO Queue Descriptor Address
181 #define REG_VIQ_DESA_8723B 0x0328 // TX VI Queue Descriptor Address
182 #define REG_BEQ_DESA_8723B 0x0330 // TX BE Queue Descriptor Address
183 #define REG_BKQ_DESA_8723B 0x0338 // TX BK Queue Descriptor Address
184 #define REG_RX_DESA_8723B 0x0340 // RX Queue Descriptor Address
185 #define REG_DBI_WDATA_8723B 0x0348 // DBI Write Data
186 #define REG_DBI_RDATA_8723B 0x034C // DBI Read Data
187 #define REG_DBI_ADDR_8723B 0x0350 // DBI Address
188 #define REG_DBI_FLAG_8723B 0x0352 // DBI Read/Write Flag
189 #define REG_MDIO_WDATA_8723B 0x0354 // MDIO for Write PCIE PHY
190 #define REG_MDIO_RDATA_8723B 0x0356 // MDIO for Reads PCIE PHY
191 #define REG_MDIO_CTL_8723B 0x0358 // MDIO for Control
192 #define REG_DBG_SEL_8723B 0x0360 // Debug Selection Register
193 #define REG_PCIE_HRPWM_8723B 0x0361 //PCIe RPWM
194 #define REG_PCIE_HCPWM_8723B 0x0363 //PCIe CPWM
195 #define REG_PCIE_MULTIFET_CTRL_8723B 0x036A //PCIE Multi-Fethc Control
198 //-----------------------------------------------------
200 // 0x0400h ~ 0x047Fh Protocol Configuration
202 //-----------------------------------------------------
203 #define REG_VOQ_INFORMATION_8723B 0x0400
204 #define REG_VIQ_INFORMATION_8723B 0x0404
205 #define REG_BEQ_INFORMATION_8723B 0x0408
206 #define REG_BKQ_INFORMATION_8723B 0x040C
207 #define REG_MGQ_INFORMATION_8723B 0x0410
208 #define REG_HGQ_INFORMATION_8723B 0x0414
209 #define REG_BCNQ_INFORMATION_8723B 0x0418
210 #define REG_TXPKT_EMPTY_8723B 0x041A
212 #define REG_FWHW_TXQ_CTRL_8723B 0x0420
213 #define REG_HWSEQ_CTRL_8723B 0x0423
214 #define REG_TXPKTBUF_BCNQ_BDNY_8723B 0x0424
215 #define REG_TXPKTBUF_MGQ_BDNY_8723B 0x0425
216 #define REG_LIFECTRL_CTRL_8723B 0x0426
217 #define REG_MULTI_BCNQ_OFFSET_8723B 0x0427
218 #define REG_SPEC_SIFS_8723B 0x0428
219 #define REG_RL_8723B 0x042A
220 #define REG_TXBF_CTRL_8723B 0x042C
221 #define REG_DARFRC_8723B 0x0430
222 #define REG_RARFRC_8723B 0x0438
223 #define REG_RRSR_8723B 0x0440
224 #define REG_ARFR0_8723B 0x0444
225 #define REG_ARFR1_8723B 0x044C
226 #define REG_CCK_CHECK_8723B 0x0454
227 #define REG_AMPDU_MAX_TIME_8723B 0x0456
228 #define REG_TXPKTBUF_BCNQ_BDNY1_8723B 0x0457
230 #define REG_AMPDU_MAX_LENGTH_8723B 0x0458
231 #define REG_TXPKTBUF_WMAC_LBK_BF_HD_8723B 0x045D
232 #define REG_NDPA_OPT_CTRL_8723B 0x045F
233 #define REG_FAST_EDCA_CTRL_8723B 0x0460
234 #define REG_RD_RESP_PKT_TH_8723B 0x0463
235 #define REG_DATA_SC_8723B 0x0483
236 #define REG_TXRPT_START_OFFSET 0x04AC
237 #define REG_POWER_STAGE1_8723B 0x04B4
238 #define REG_POWER_STAGE2_8723B 0x04B8
239 #define REG_AMPDU_BURST_MODE_8723B 0x04BC
240 #define REG_PKT_VO_VI_LIFE_TIME_8723B 0x04C0
241 #define REG_PKT_BE_BK_LIFE_TIME_8723B 0x04C2
242 #define REG_STBC_SETTING_8723B 0x04C4
243 #define REG_HT_SINGLE_AMPDU_8723B 0x04C7
244 #define REG_PROT_MODE_CTRL_8723B 0x04C8
245 #define REG_MAX_AGGR_NUM_8723B 0x04CA
246 #define REG_RTS_MAX_AGGR_NUM_8723B 0x04CB
247 #define REG_BAR_MODE_CTRL_8723B 0x04CC
248 #define REG_RA_TRY_RATE_AGG_LMT_8723B 0x04CF
249 #define REG_MACID_PKT_DROP0_8723B 0x04D0
250 #define REG_MACID_PKT_SLEEP_8723B 0x04D4
252 //-----------------------------------------------------
254 // 0x0500h ~ 0x05FFh EDCA Configuration
256 //-----------------------------------------------------
257 #define REG_EDCA_VO_PARAM_8723B 0x0500
258 #define REG_EDCA_VI_PARAM_8723B 0x0504
259 #define REG_EDCA_BE_PARAM_8723B 0x0508
260 #define REG_EDCA_BK_PARAM_8723B 0x050C
261 #define REG_BCNTCFG_8723B 0x0510
262 #define REG_PIFS_8723B 0x0512
263 #define REG_RDG_PIFS_8723B 0x0513
264 #define REG_SIFS_CTX_8723B 0x0514
265 #define REG_SIFS_TRX_8723B 0x0516
266 #define REG_AGGR_BREAK_TIME_8723B 0x051A
267 #define REG_SLOT_8723B 0x051B
268 #define REG_TX_PTCL_CTRL_8723B 0x0520
269 #define REG_TXPAUSE_8723B 0x0522
270 #define REG_DIS_TXREQ_CLR_8723B 0x0523
271 #define REG_RD_CTRL_8723B 0x0524
273 // Format for offset 540h-542h:
274 // [3:0]: TBTT prohibit setup in unit of 32us. The time for HW getting beacon content before TBTT.
276 // [19:8]: TBTT prohibit hold in unit of 32us. The time for HW holding to send the beacon packet.
280 // |<--Setup--|--Hold------------>|
281 // --------------|----------------------
284 // Note: We cannot update beacon content to HW or send any AC packets during the time between Setup and Hold.
285 // Described by Designer Tim and Bruce, 2011-01-14.
287 #define REG_TBTT_PROHIBIT_8723B 0x0540
288 #define REG_RD_NAV_NXT_8723B 0x0544
289 #define REG_NAV_PROT_LEN_8723B 0x0546
290 #define REG_BCN_CTRL_8723B 0x0550
291 #define REG_BCN_CTRL_1_8723B 0x0551
292 #define REG_MBID_NUM_8723B 0x0552
293 #define REG_DUAL_TSF_RST_8723B 0x0553
294 #define REG_BCN_INTERVAL_8723B 0x0554
295 #define REG_DRVERLYINT_8723B 0x0558
296 #define REG_BCNDMATIM_8723B 0x0559
297 #define REG_ATIMWND_8723B 0x055A
298 #define REG_USTIME_TSF_8723B 0x055C
299 #define REG_BCN_MAX_ERR_8723B 0x055D
300 #define REG_RXTSF_OFFSET_CCK_8723B 0x055E
301 #define REG_RXTSF_OFFSET_OFDM_8723B 0x055F
302 #define REG_TSFTR_8723B 0x0560
303 #define REG_CTWND_8723B 0x0572
304 #define REG_SECONDARY_CCA_CTRL_8723B 0x0577
305 #define REG_PSTIMER_8723B 0x0580
306 #define REG_TIMER0_8723B 0x0584
307 #define REG_TIMER1_8723B 0x0588
308 #define REG_ACMHWCTRL_8723B 0x05C0
309 #define REG_SCH_TXCMD_8723B 0x05F8
311 //-----------------------------------------------------
313 // 0x0600h ~ 0x07FFh WMAC Configuration
315 //-----------------------------------------------------
316 #define REG_MAC_CR_8723B 0x0600
317 #define REG_TCR_8723B 0x0604
318 #define REG_RCR_8723B 0x0608
319 #define REG_RX_PKT_LIMIT_8723B 0x060C
320 #define REG_RX_DLK_TIME_8723B 0x060D
321 #define REG_RX_DRVINFO_SZ_8723B 0x060F
323 #define REG_MACID_8723B 0x0610
324 #define REG_BSSID_8723B 0x0618
325 #define REG_MAR_8723B 0x0620
326 #define REG_MBIDCAMCFG_8723B 0x0628
328 #define REG_USTIME_EDCA_8723B 0x0638
329 #define REG_MAC_SPEC_SIFS_8723B 0x063A
330 #define REG_RESP_SIFP_CCK_8723B 0x063C
331 #define REG_RESP_SIFS_OFDM_8723B 0x063E
332 #define REG_ACKTO_8723B 0x0640
333 #define REG_CTS2TO_8723B 0x0641
334 #define REG_EIFS_8723B 0x0642
336 #define REG_NAV_UPPER_8723B 0x0652 // unit of 128
337 #define REG_TRXPTCL_CTL_8723B 0x0668
340 #define REG_CAMCMD_8723B 0x0670
341 #define REG_CAMWRITE_8723B 0x0674
342 #define REG_CAMREAD_8723B 0x0678
343 #define REG_CAMDBG_8723B 0x067C
344 #define REG_SECCFG_8723B 0x0680
347 #define REG_WOW_CTRL_8723B 0x0690
348 #define REG_PS_RX_INFO_8723B 0x0692
349 #define REG_UAPSD_TID_8723B 0x0693
350 #define REG_WKFMCAM_CMD_8723B 0x0698
351 #define REG_WKFMCAM_NUM_8723B 0x0698
352 #define REG_WKFMCAM_RWD_8723B 0x069C
353 #define REG_RXFLTMAP0_8723B 0x06A0
354 #define REG_RXFLTMAP1_8723B 0x06A2
355 #define REG_RXFLTMAP2_8723B 0x06A4
356 #define REG_BCN_PSR_RPT_8723B 0x06A8
357 #define REG_BT_COEX_TABLE_8723B 0x06C0
358 #define REG_BFMER0_INFO_8723B 0x06E4
359 #define REG_BFMER1_INFO_8723B 0x06EC
360 #define REG_CSI_RPT_PARAM_BW20_8723B 0x06F4
361 #define REG_CSI_RPT_PARAM_BW40_8723B 0x06F8
362 #define REG_CSI_RPT_PARAM_BW80_8723B 0x06FC
365 #define REG_MACID1_8723B 0x0700
366 #define REG_BSSID1_8723B 0x0708
367 #define REG_BFMEE_SEL_8723B 0x0714
368 #define REG_SND_PTCL_CTRL_8723B 0x0718
371 //-----------------------------------------------------
373 // Redifine 8192C register definition for compatibility
375 //-----------------------------------------------------
377 // TODO: use these definition when using REG_xxx naming rule.
378 // NOTE: DO NOT Remove these definition. Use later.
379 #define EFUSE_CTRL_8723B REG_EFUSE_CTRL_8723B // E-Fuse Control.
380 #define EFUSE_TEST_8723B REG_EFUSE_TEST_8723B // E-Fuse Test.
381 #define MSR_8723B (REG_CR_8723B + 2) // Media Status register
382 #define ISR_8723B REG_HISR0_8723B
383 #define TSFR_8723B REG_TSFTR_8723B // Timing Sync Function Timer Register.
385 #define PBP_8723B REG_PBP_8723B
387 // Redifine MACID register, to compatible prior ICs.
388 #define IDR0_8723B REG_MACID_8723B // MAC ID Register, Offset 0x0050-0x0053
389 #define IDR4_8723B (REG_MACID_8723B + 4) // MAC ID Register, Offset 0x0054-0x0055
393 // 9. Security Control Registers (Offset: )
395 #define RWCAM_8723B REG_CAMCMD_8723B //IN 8190 Data Sheet is called CAMcmd
396 #define WCAMI_8723B REG_CAMWRITE_8723B // Software write CAM input content
397 #define RCAMO_8723B REG_CAMREAD_8723B // Software read/write CAM config
398 #define CAMDBG_8723B REG_CAMDBG_8723B
399 #define SECR_8723B REG_SECCFG_8723B //Security Configuration Register
402 //----------------------------------------------------------------------------
403 // 8195 IMR/ISR bits (offset 0xB0, 8bits)
404 //----------------------------------------------------------------------------
405 #define IMR_DISABLED_8723B 0
406 // IMR DW0(0x00B0-00B3) Bit 0-31
407 #define IMR_TIMER2_8723B BIT31 // Timeout interrupt 2
408 #define IMR_TIMER1_8723B BIT30 // Timeout interrupt 1
409 #define IMR_PSTIMEOUT_8723B BIT29 // Power Save Time Out Interrupt
410 #define IMR_GTINT4_8723B BIT28 // When GTIMER4 expires, this bit is set to 1
411 #define IMR_GTINT3_8723B BIT27 // When GTIMER3 expires, this bit is set to 1
412 #define IMR_TXBCN0ERR_8723B BIT26 // Transmit Beacon0 Error
413 #define IMR_TXBCN0OK_8723B BIT25 // Transmit Beacon0 OK
414 #define IMR_TSF_BIT32_TOGGLE_8723B BIT24 // TSF Timer BIT32 toggle indication interrupt
415 #define IMR_BCNDMAINT0_8723B BIT20 // Beacon DMA Interrupt 0
416 #define IMR_BCNDERR0_8723B BIT16 // Beacon Queue DMA OK0
417 #define IMR_HSISR_IND_ON_INT_8723B BIT15 // HSISR Indicator (HSIMR & HSISR is true, this bit is set to 1)
418 #define IMR_BCNDMAINT_E_8723B BIT14 // Beacon DMA Interrupt Extension for Win7
419 #define IMR_ATIMEND_8723B BIT12 // CTWidnow End or ATIM Window End
420 #define IMR_C2HCMD_8723B BIT10 // CPU to Host Command INT Status, Write 1 clear
421 #define IMR_CPWM2_8723B BIT9 // CPU power Mode exchange INT Status, Write 1 clear
422 #define IMR_CPWM_8723B BIT8 // CPU power Mode exchange INT Status, Write 1 clear
423 #define IMR_HIGHDOK_8723B BIT7 // High Queue DMA OK
424 #define IMR_MGNTDOK_8723B BIT6 // Management Queue DMA OK
425 #define IMR_BKDOK_8723B BIT5 // AC_BK DMA OK
426 #define IMR_BEDOK_8723B BIT4 // AC_BE DMA OK
427 #define IMR_VIDOK_8723B BIT3 // AC_VI DMA OK
428 #define IMR_VODOK_8723B BIT2 // AC_VO DMA OK
429 #define IMR_RDU_8723B BIT1 // Rx Descriptor Unavailable
430 #define IMR_ROK_8723B BIT0 // Receive DMA OK
432 // IMR DW1(0x00B4-00B7) Bit 0-31
433 #define IMR_BCNDMAINT7_8723B BIT27 // Beacon DMA Interrupt 7
434 #define IMR_BCNDMAINT6_8723B BIT26 // Beacon DMA Interrupt 6
435 #define IMR_BCNDMAINT5_8723B BIT25 // Beacon DMA Interrupt 5
436 #define IMR_BCNDMAINT4_8723B BIT24 // Beacon DMA Interrupt 4
437 #define IMR_BCNDMAINT3_8723B BIT23 // Beacon DMA Interrupt 3
438 #define IMR_BCNDMAINT2_8723B BIT22 // Beacon DMA Interrupt 2
439 #define IMR_BCNDMAINT1_8723B BIT21 // Beacon DMA Interrupt 1
440 #define IMR_BCNDOK7_8723B BIT20 // Beacon Queue DMA OK Interrup 7
441 #define IMR_BCNDOK6_8723B BIT19 // Beacon Queue DMA OK Interrup 6
442 #define IMR_BCNDOK5_8723B BIT18 // Beacon Queue DMA OK Interrup 5
443 #define IMR_BCNDOK4_8723B BIT17 // Beacon Queue DMA OK Interrup 4
444 #define IMR_BCNDOK3_8723B BIT16 // Beacon Queue DMA OK Interrup 3
445 #define IMR_BCNDOK2_8723B BIT15 // Beacon Queue DMA OK Interrup 2
446 #define IMR_BCNDOK1_8723B BIT14 // Beacon Queue DMA OK Interrup 1
447 #define IMR_ATIMEND_E_8723B BIT13 // ATIM Window End Extension for Win7
448 #define IMR_TXERR_8723B BIT11 // Tx Error Flag Interrupt Status, write 1 clear.
449 #define IMR_RXERR_8723B BIT10 // Rx Error Flag INT Status, Write 1 clear
450 #define IMR_TXFOVW_8723B BIT9 // Transmit FIFO Overflow
451 #define IMR_RXFOVW_8723B BIT8 // Receive FIFO Overflow
457 /*===================================================================
458 =====================================================================
459 Here the register defines are for 92C. When the define is as same with 92C,
460 we will use the 92C's define for the consistency
461 So the following defines for 92C is not entire!!!!!!
462 =====================================================================
463 =====================================================================*/
465 Based on Datasheet V33---090401
468 0x0000h ~ 0x00FFh System Configuration (256 Bytes)
469 0x0100h ~ 0x01FFh MACTOP General Configuration (256 Bytes)
470 0x0200h ~ 0x027Fh TXDMA Configuration (128 Bytes)
471 0x0280h ~ 0x02FFh RXDMA Configuration (128 Bytes)
472 0x0300h ~ 0x03FFh PCIE EMAC Reserved Region (256 Bytes)
473 0x0400h ~ 0x04FFh Protocol Configuration (256 Bytes)
474 0x0500h ~ 0x05FFh EDCA Configuration (256 Bytes)
475 0x0600h ~ 0x07FFh WMAC Configuration (512 Bytes)
476 0x2000h ~ 0x3FFFh 8051 FW Download Region (8196 Bytes)
478 //----------------------------------------------------------------------------
479 // 8195 (TXPAUSE) transmission pause (Offset 0x522, 8 bits)
480 //----------------------------------------------------------------------------
482 #define StopBecon BIT6
483 #define StopHigh BIT5
492 //============================================================================
493 // 8192C Regsiter Bit and Content definition
494 //============================================================================
495 //-----------------------------------------------------
497 // 0x0000h ~ 0x00FFh System Configuration
499 //-----------------------------------------------------
502 #define ISO_MD2PP BIT(0)
503 #define ISO_UA2USB BIT(1)
504 #define ISO_UD2CORE BIT(2)
505 #define ISO_PA2PCIE BIT(3)
506 #define ISO_PD2CORE BIT(4)
507 #define ISO_IP2MAC BIT(5)
508 #define ISO_DIOP BIT(6)
509 #define ISO_DIOE BIT(7)
510 #define ISO_EB2CORE BIT(8)
511 #define ISO_DIOR BIT(9)
512 #define PWC_EV12V BIT(15)
516 #define FEN_BBRSTB BIT(0)
517 #define FEN_BB_GLB_RSTn BIT(1)
518 #define FEN_USBA BIT(2)
519 #define FEN_UPLL BIT(3)
520 #define FEN_USBD BIT(4)
521 #define FEN_DIO_PCIE BIT(5)
522 #define FEN_PCIEA BIT(6)
523 #define FEN_PPLL BIT(7)
524 #define FEN_PCIED BIT(8)
525 #define FEN_DIOE BIT(9)
526 #define FEN_CPUEN BIT(10)
527 #define FEN_DCORE BIT(11)
528 #define FEN_ELDR BIT(12)
529 #define FEN_DIO_RF BIT(13)
530 #define FEN_HWPDN BIT(14)
531 #define FEN_MREGEN BIT(15)
534 #define PFM_LDALL BIT(0)
535 #define PFM_ALDN BIT(1)
536 #define PFM_LDKP BIT(2)
537 #define PFM_WOWL BIT(3)
539 #define PDN_PL BIT(5)
540 #define APFM_ONMAC BIT(8)
541 #define APFM_OFF BIT(9)
542 #define APFM_RSM BIT(10)
543 #define AFSM_HSUS BIT(11)
544 #define AFSM_PCIE BIT(12)
545 #define APDM_MAC BIT(13)
546 #define APDM_HOST BIT(14)
547 #define APDM_HPDN BIT(15)
548 #define RDY_MACON BIT(16)
549 #define SUS_HOST BIT(17)
550 #define ROP_ALD BIT(20)
551 #define ROP_PWR BIT(21)
552 #define ROP_SPS BIT(22)
553 #define SOP_MRST BIT(25)
554 #define SOP_FUSE BIT(26)
555 #define SOP_ABG BIT(27)
556 #define SOP_AMB BIT(28)
557 #define SOP_RCK BIT(29)
558 #define SOP_A8M BIT(30)
559 #define XOP_BTCK BIT(31)
562 #define ANAD16V_EN BIT(0)
564 #define MACSLP BIT(4)
565 #define LOADER_CLK_EN BIT(5)
570 #define BOOT_FROM_EEPROM BIT(4)
571 #define EEPROM_EN BIT(5)
576 #define RF_RSTB BIT(1)
577 #define RF_SDMRSTB BIT(2)
580 #define LDV12_EN BIT(0)
581 #define LDV12_SDBY BIT(1)
582 #define LPLDO_HSM BIT(2)
583 #define LPLDO_LSM_DIS BIT(3)
584 #define _LDV12_VADJ(x) (((x) & 0xF) << 4)
587 //2 EFUSE_TEST (For RTL8723 partially)
588 #define EF_TRPT BIT(7)
589 #define EF_CELL_SEL (BIT(8)|BIT(9)) // 00: Wifi Efuse, 01: BT Efuse0, 10: BT Efuse1, 11: BT Efuse2
590 #define LDOE25_EN BIT(31)
591 #define EFUSE_SEL(x) (((x) & 0x3) << 8)
592 #define EFUSE_SEL_MASK 0x300
593 #define EFUSE_WIFI_SEL_0 0x0
594 #define EFUSE_BT_SEL_0 0x1
595 #define EFUSE_BT_SEL_1 0x2
596 #define EFUSE_BT_SEL_2 0x3
601 #define MCUFWDL_EN BIT(0)
602 #define MCUFWDL_RDY BIT(1)
603 #define FWDL_ChkSum_rpt BIT(2)
604 #define MACINI_RDY BIT(3)
605 #define BBINI_RDY BIT(4)
606 #define RFINI_RDY BIT(5)
607 #define WINTINI_RDY BIT(6)
608 #define RAM_DL_SEL BIT(7)
609 #define ROM_DLEN BIT(19)
610 #define CPRST BIT(23)
615 #define XCLK_VLD BIT(0)
616 #define ACLK_VLD BIT(1)
617 #define UCLK_VLD BIT(2)
618 #define PCLK_VLD BIT(3)
619 #define PCIRSTB BIT(4)
620 #define V15_VLD BIT(5)
621 #define TRP_B15V_EN BIT(7)
622 #define SIC_IDLE BIT(8)
623 #define BD_MAC2 BIT(9)
624 #define BD_MAC1 BIT(10)
625 #define IC_MACPHY_MODE BIT(11)
626 #define CHIP_VER (BIT(12)|BIT(13)|BIT(14)|BIT(15))
627 #define BT_FUNC BIT(16)
628 #define VENDOR_ID BIT(19)
629 #define PAD_HWPD_IDN BIT(22)
630 #define TRP_VAUX_EN BIT(23) // RTL ID
631 #define TRP_BT_EN BIT(24)
632 #define BD_PKG_SEL BIT(25)
633 #define BD_HCI_SEL BIT(26)
634 #define TYPE_ID BIT(27)
636 #define CHIP_VER_RTL_MASK 0xF000 //Bit 12 ~ 15
637 #define CHIP_VER_RTL_SHIFT 12
640 //-----------------------------------------------------
642 // 0x0100h ~ 0x01FFh MACTOP General Configuration
644 //-----------------------------------------------------
647 //2 Function Enable Registers
651 #define HCI_TXDMA_EN BIT(0)
652 #define HCI_RXDMA_EN BIT(1)
653 #define TXDMA_EN BIT(2)
654 #define RXDMA_EN BIT(3)
655 #define PROTOCOL_EN BIT(4)
656 #define SCHEDULE_EN BIT(5)
657 #define MACTXEN BIT(6)
658 #define MACRXEN BIT(7)
659 #define ENSWBCN BIT(8)
661 #define CALTMR_EN BIT(10) // 32k CAL TMR enable
664 #define _NETTYPE(x) (((x) & 0x3) << 16)
665 #define MASK_NETTYPE 0x30000
666 #define NT_NO_LINK 0x0
667 #define NT_LINK_AD_HOC 0x1
668 #define NT_LINK_AP 0x2
672 //2 PBP - Page Size Register 0x0104
673 #define GET_RX_PAGE_SIZE(value) ((value) & 0xF)
674 #define GET_TX_PAGE_SIZE(value) (((value) & 0xF0) >> 4)
675 #define _PSRX_MASK 0xF
676 #define _PSTX_MASK 0xF0
678 #define _PSTX(x) ((x) << 4)
688 #define RXDMA_ARBBW_EN BIT(0)
689 #define RXSHFT_EN BIT(1)
690 #define RXDMA_AGG_EN BIT(2)
691 #define QS_VO_QUEUE BIT(8)
692 #define QS_VI_QUEUE BIT(9)
693 #define QS_BE_QUEUE BIT(10)
694 #define QS_BK_QUEUE BIT(11)
695 #define QS_MANAGER_QUEUE BIT(12)
696 #define QS_HIGH_QUEUE BIT(13)
698 #define HQSEL_VOQ BIT(0)
699 #define HQSEL_VIQ BIT(1)
700 #define HQSEL_BEQ BIT(2)
701 #define HQSEL_BKQ BIT(3)
702 #define HQSEL_MGTQ BIT(4)
703 #define HQSEL_HIQ BIT(5)
705 // For normal driver, 0x10C
706 #define _TXDMA_HIQ_MAP(x) (((x)&0x3) << 14)
707 #define _TXDMA_MGQ_MAP(x) (((x)&0x3) << 12)
708 #define _TXDMA_BKQ_MAP(x) (((x)&0x3) << 10)
709 #define _TXDMA_BEQ_MAP(x) (((x)&0x3) << 8 )
710 #define _TXDMA_VIQ_MAP(x) (((x)&0x3) << 6 )
711 #define _TXDMA_VOQ_MAP(x) (((x)&0x3) << 4 )
714 #define QUEUE_NORMAL 2
718 //2 REG_C2HEVT_CLEAR 0x01AF
719 #define C2H_EVT_HOST_CLOSE 0x00 // Set by driver and notify FW that the driver has read the C2H command message
720 #define C2H_EVT_FW_CLOSE 0xFF // Set by FW indicating that FW had set the C2H command message and it's not yet read by driver.
725 #define _LLT_NO_ACTIVE 0x0
726 #define _LLT_WRITE_ACCESS 0x1
727 #define _LLT_READ_ACCESS 0x2
729 #define _LLT_INIT_DATA(x) ((x) & 0xFF)
730 #define _LLT_INIT_ADDR(x) (((x) & 0xFF) << 8)
731 #define _LLT_OP(x) (((x) & 0x3) << 30)
732 #define _LLT_OP_VALUE(x) (((x) >> 30) & 0x3)
735 //-----------------------------------------------------
737 // 0x0200h ~ 0x027Fh TXDMA Configuration
739 //-----------------------------------------------------
742 #define BLK_DESC_NUM_SHIFT 4
743 #define BLK_DESC_NUM_MASK 0xF
746 //2 TXDMA_OFFSET_CHK 0x020C
747 #define DROP_DATA_EN BIT(9)
749 //-----------------------------------------------------
751 // 0x0280h ~ 0x028Bh RX DMA Configuration
753 //-----------------------------------------------------
755 //2 REG_RXDMA_CONTROL, 0x0286h
757 // Write only. When this bit is set, RXDMA will decrease RX PKT counter by one. Before
758 // this bit is polled, FW shall update RXFF_RD_PTR first. This register is write pulse and auto clear.
759 #define RXPKT_RELEASE_POLL BIT(0)
760 // Read only. When RXMA finishes on-going DMA operation, RXMDA will report idle state in
761 // this bit. FW can start releasing packets after RXDMA entering idle mode.
762 #define RXDMA_IDLE BIT(1)
763 // When this bit is set, RXDMA will enter this mode after on-going RXDMA packet to host
764 // completed, and stop DMA packet to host. RXDMA will then report Default: 0;
765 #define RW_RELEASE_EN BIT(2)
767 //-----------------------------------------------------
769 // 0x0400h ~ 0x047Fh Protocol Configuration
771 //-----------------------------------------------------
773 //2 FWHW_TXQ_CTRL 0x0420
774 #define EN_AMPDU_RTY_NEW BIT(7)
777 //2 REG_LIFECTRL_CTRL 0x0426
778 #define HAL92C_EN_PKT_LIFE_TIME_BK BIT3
779 #define HAL92C_EN_PKT_LIFE_TIME_BE BIT2
780 #define HAL92C_EN_PKT_LIFE_TIME_VI BIT1
781 #define HAL92C_EN_PKT_LIFE_TIME_VO BIT0
783 #define HAL92C_MSDU_LIFE_TIME_UNIT 128 // in us, said by Tim.
787 #define _SPEC_SIFS_CCK(x) ((x) & 0xFF)
788 #define _SPEC_SIFS_OFDM(x) (((x) & 0xFF) << 8)
791 #define RETRY_LIMIT_SHORT_SHIFT 8
792 #define RETRY_LIMIT_LONG_SHIFT 0
794 #define _LRL(x) ((x) & 0x3F)
795 #define _SRL(x) (((x) & 0x3F) << 8)
798 //-----------------------------------------------------
800 // 0x0500h ~ 0x05FFh EDCA Configuration
802 //-----------------------------------------------------
804 //2 EDCA setting 0x050C
805 #define AC_PARAM_TXOP_LIMIT_OFFSET 16
806 #define AC_PARAM_ECW_MAX_OFFSET 12
807 #define AC_PARAM_ECW_MIN_OFFSET 8
808 #define AC_PARAM_AIFS_OFFSET 0
812 #define EN_TXBCN_RPT BIT(2)
813 #define EN_BCN_FUNCTION BIT(3)
816 #define STOP_BCNQ BIT(6)
821 #define AcmHw_HwEn_8723B BIT(0)
822 #define AcmHw_VoqEn_8723B BIT(1)
823 #define AcmHw_ViqEn_8723B BIT(2)
824 #define AcmHw_BeqEn_8723B BIT(3)
825 #define AcmHw_VoqStatus_8723B BIT(5)
826 #define AcmHw_ViqStatus_8723B BIT(6)
827 #define AcmHw_BeqStatus_8723B BIT(7)
831 //-----------------------------------------------------
833 // 0x0600h ~ 0x07FFh WMAC Configuration
835 //-----------------------------------------------------
839 #define DIS_GCLK BIT(1)
840 #define PAD_SEL BIT(2)
841 #define PWR_ST BIT(6)
842 #define PWRBIT_OW_EN BIT(7)
844 #define CFENDFORM BIT(9)
848 //----------------------------------------------------------------------------
849 // 8195 (RCR) Receive Configuration Register (Offset 0x608, 32 bits)
850 //----------------------------------------------------------------------------
852 #define RCR_APPFCS BIT31 // WMAC append FCS after pauload
853 #define RCR_APP_MIC BIT30 // MACRX will retain the MIC at the bottom of the packet.
854 #define RCR_APP_ICV BIT29 // MACRX will retain the ICV at the bottom of the packet.
855 #define RCR_APP_PHYST_RXFF BIT28 // HY Status is appended before RX packet in RXFF
856 #define RCR_APP_BA_SSN BIT27 // SSN of previous TXBA is appended as after original RXDESC as the 4-th DW of RXDESC.
857 #define RCR_RSVD_BIT26 BIT26 // Reserved
859 #define RCR_TCPOFLD_EN BIT25 // Enable TCP checksum offload
861 #endif // #ifndef __INC_HAL8723BREG_H