2 * (C) Copyright IBM Corporation 2006
3 * Copyright (c) 2007, 2009, 2011, Oracle and/or its affiliates.
6 * Permission is hereby granted, free of charge, to any person obtaining a
7 * copy of this software and associated documentation files (the "Software"),
8 * to deal in the Software without restriction, including without limitation
9 * on the rights to use, copy, modify, merge, publish, distribute, sub
10 * license, and/or sell copies of the Software, and to permit persons to whom
11 * the Software is furnished to do so, subject to the following conditions:
13 * The above copyright notice and this permission notice (including the next
14 * paragraph) shall be included in all copies or substantial portions of the
17 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
18 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
19 * FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT. IN NO EVENT SHALL
20 * IBM AND/OR THEIR SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
21 * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
22 * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER
23 * DEALINGS IN THE SOFTWARE.
26 * Solaris devfs interfaces
33 #include <sys/types.h>
38 #include <libdevinfo.h>
39 #include "pci_tools.h"
41 #include "pciaccess.h"
42 #include "pciaccess_private.h"
46 #define INITIAL_NUM_DEVICES 256
47 #define CELL_NUMS_1275 (sizeof(pci_regspec_t) / sizeof(uint_t))
50 uint8_t bytes[16 * sizeof (uint32_t)];
54 typedef struct i_devnode {
61 typedef struct nexus {
66 char *path; /* for errors/debugging; fd is all we need */
71 typedef struct probe_info {
72 volatile size_t num_allocated_elems;
73 volatile size_t num_devices;
74 struct pci_device_private * volatile devices;
77 static nexus_t *nexus_list = NULL;
78 static int xsvc_fd = -1;
81 * Read config space in native processor endianness. Endian-neutral
82 * processing can then take place. On big endian machines, MSB and LSB
83 * of little endian data end up switched if read as little endian.
84 * They are in correct order if read as big endian.
87 # define NATIVE_ENDIAN PCITOOL_ACC_ATTR_ENDN_BIG
89 # define NATIVE_ENDIAN PCITOOL_ACC_ATTR_ENDN_LTL
91 # error "ISA is neither __sparc nor __x86"
95 * Identify problematic southbridges. These have device id 0x5249 and
96 * vendor id 0x10b9. Check for revision ID 0 and class code 060400 as well.
97 * Values are little endian, so they are reversed for SPARC.
99 * Check for these southbridges on all architectures, as the issue is a
100 * southbridge issue, independent of processor.
102 * If one of these is found during probing, skip probing other devs/funcs on
103 * the rest of the bus, since the southbridge and all devs underneath will
104 * otherwise disappear.
106 #if (NATIVE_ENDIAN == PCITOOL_ACC_ATTR_ENDN_BIG)
107 # define U45_SB_DEVID_VID 0xb9104952
108 # define U45_SB_CLASS_RID 0x00000406
110 # define U45_SB_DEVID_VID 0x524910b9
111 # define U45_SB_CLASS_RID 0x06040000
114 static int pci_device_solx_devfs_map_range(struct pci_device *dev,
115 struct pci_device_mapping *map);
117 static int pci_device_solx_devfs_read_rom( struct pci_device * dev,
120 static int pci_device_solx_devfs_probe( struct pci_device * dev );
122 static int pci_device_solx_devfs_read( struct pci_device * dev, void * data,
123 pciaddr_t offset, pciaddr_t size, pciaddr_t * bytes_read );
125 static int pci_device_solx_devfs_write( struct pci_device * dev,
126 const void * data, pciaddr_t offset, pciaddr_t size,
127 pciaddr_t * bytes_written );
129 static int probe_dev(nexus_t *nexus, pcitool_reg_t *prg_p, probe_info_t *pinfo);
131 static int do_probe(nexus_t *nexus, probe_info_t *pinfo);
133 static int probe_nexus_node(di_node_t di_node, di_minor_t minor, void *arg);
135 static void pci_system_solx_devfs_destroy( void );
137 static int get_config_header(int fd, uint8_t bus_no, uint8_t dev_no,
138 uint8_t func_no, pci_conf_hdr_t *config_hdr_p);
140 int pci_system_solx_devfs_create( void );
142 static const struct pci_system_methods solx_devfs_methods = {
143 .destroy = pci_system_solx_devfs_destroy,
144 .destroy_device = NULL,
145 .read_rom = pci_device_solx_devfs_read_rom,
146 .probe = pci_device_solx_devfs_probe,
147 .map_range = pci_device_solx_devfs_map_range,
148 .unmap_range = pci_device_generic_unmap_range,
150 .read = pci_device_solx_devfs_read,
151 .write = pci_device_solx_devfs_write,
153 .fill_capabilities = pci_fill_capabilities_generic
157 find_nexus_for_bus( int domain, int bus )
161 for (nexus = nexus_list ; nexus != NULL ; nexus = nexus->next) {
162 if ((domain == nexus->domain) &&
163 (bus >= nexus->first_bus) && (bus <= nexus->last_bus)) {
170 #define GET_CONFIG_VAL_8(offset) (config_hdr.bytes[offset])
171 #define GET_CONFIG_VAL_16(offset) \
172 (uint16_t) (GET_CONFIG_VAL_8(offset) + (GET_CONFIG_VAL_8(offset+1) << 8))
173 #define GET_CONFIG_VAL_32(offset) \
174 (uint32_t) (GET_CONFIG_VAL_8(offset) + \
175 (GET_CONFIG_VAL_8(offset+1) << 8) + \
176 (GET_CONFIG_VAL_8(offset+2) << 16) + \
177 (GET_CONFIG_VAL_8(offset+3) << 24))
180 * Release all the resources
184 pci_system_solx_devfs_destroy( void )
187 * The memory allocated for pci_sys & devices in create routines
188 * will be freed in pci_system_cleanup.
189 * Need to free system-specific allocations here.
191 nexus_t *nexus, *next;
193 for (nexus = nexus_list ; nexus != NULL ; nexus = next) {
197 free(nexus->dev_path);
209 * Attempt to access PCI subsystem using Solaris's devfs interface.
213 pci_system_solx_devfs_create( void )
218 struct pci_device_private *devices;
220 if (nexus_list != NULL) {
224 if ((di_node = di_init("/", DINFOCPYALL)) == DI_NODE_NIL) {
226 (void) fprintf(stderr, "di_init() failed: %s\n",
231 if ((devices = calloc(INITIAL_NUM_DEVICES,
232 sizeof (struct pci_device_private))) == NULL) {
238 pinfo.num_allocated_elems = INITIAL_NUM_DEVICES;
239 pinfo.num_devices = 0;
240 pinfo.devices = devices;
241 (void) di_walk_minor(di_node, DDI_NT_REGACC, 0, &pinfo, probe_nexus_node);
244 if ((pci_sys = calloc(1, sizeof (struct pci_system))) == NULL) {
249 pci_sys->methods = &solx_devfs_methods;
250 pci_sys->devices = pinfo.devices;
251 pci_sys->num_devices = pinfo.num_devices;
257 * Retrieve first 16 dwords of device's config header, except for the first
258 * dword. First 16 dwords are defined by the PCI specification.
261 get_config_header(int fd, uint8_t bus_no, uint8_t dev_no, uint8_t func_no,
262 pci_conf_hdr_t *config_hdr_p)
264 pcitool_reg_t cfg_prg;
268 /* Prepare a local pcitool_reg_t so as to not disturb the caller's. */
270 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_4 + NATIVE_ENDIAN;
271 cfg_prg.bus_no = bus_no;
272 cfg_prg.dev_no = dev_no;
273 cfg_prg.func_no = func_no;
275 cfg_prg.user_version = PCITOOL_USER_VERSION;
277 /* Get dwords 1-15 of config space. They must be read as uint32_t. */
278 for (i = 1; i < (sizeof (pci_conf_hdr_t) / sizeof (uint32_t)); i++) {
279 cfg_prg.offset += sizeof (uint32_t);
280 if ((rval = ioctl(fd, PCITOOL_DEVICE_GET_REG, &cfg_prg)) != 0) {
283 config_hdr_p->dwords[i] = (uint32_t)cfg_prg.data;
291 * Probe device's functions. Modifies many fields in the prg_p.
294 probe_dev(nexus_t *nexus, pcitool_reg_t *prg_p, probe_info_t *pinfo)
296 pci_conf_hdr_t config_hdr;
297 boolean_t multi_function_device;
299 int8_t first_func = 0;
300 int8_t last_func = PCI_REG_FUNC_M >> PCI_REG_FUNC_SHIFT;
302 struct pci_device * pci_base;
305 * Loop through at least func=first_func. Continue looping through
306 * functions if there are no errors and the device is a multi-function
309 * (Note, if first_func == 0, header will show whether multifunction
310 * device and set multi_function_device. If first_func != 0, then we
311 * will force the loop as the user wants a specific function to be
314 for (func = first_func, multi_function_device = B_FALSE;
315 ((func <= last_func) &&
316 ((func == first_func) || (multi_function_device)));
318 prg_p->func_no = func;
321 * Four things can happen here:
323 * 1) ioctl comes back as EFAULT and prg_p->status is
324 * PCITOOL_INVALID_ADDRESS. There is no device at this location.
326 * 2) ioctl comes back successful and the data comes back as
327 * zero. Config space is mapped but no device responded.
329 * 3) ioctl comes back successful and the data comes back as
330 * non-zero. We've found a device.
332 * 4) Some other error occurs in an ioctl.
335 prg_p->status = PCITOOL_SUCCESS;
338 prg_p->user_version = PCITOOL_USER_VERSION;
341 if (((rval = ioctl(nexus->fd, PCITOOL_DEVICE_GET_REG, prg_p)) != 0) ||
342 (prg_p->data == 0xffffffff)) {
345 * Accept errno == EINVAL along with status of
346 * PCITOOL_OUT_OF_RANGE because some systems
347 * don't implement the full range of config space.
348 * Leave the loop quietly in this case.
350 if ((errno == EINVAL) ||
351 (prg_p->status == PCITOOL_OUT_OF_RANGE)) {
356 * Exit silently with ENXIO as this means that there are
357 * no devices under the pci root nexus.
359 else if ((errno == ENXIO) &&
360 (prg_p->status == PCITOOL_IO_ERROR)) {
365 * Expect errno == EFAULT along with status of
366 * PCITOOL_INVALID_ADDRESS because there won't be
367 * devices at each stop. Quit on any other error.
369 else if (((errno != EFAULT) ||
370 (prg_p->status != PCITOOL_INVALID_ADDRESS)) &&
371 (prg_p->data != 0xffffffff)) {
376 * If no function at this location,
377 * just advance to the next function.
384 * Data came back as 0.
385 * Treat as unresponsive device and check next device.
387 } else if (prg_p->data == 0) {
389 break; /* Func loop. */
391 /* Found something. */
393 config_hdr.dwords[0] = (uint32_t)prg_p->data;
395 /* Get the rest of the PCI header. */
396 if ((rval = get_config_header(nexus->fd, prg_p->bus_no,
397 prg_p->dev_no, prg_p->func_no,
398 &config_hdr)) != 0) {
403 * Special case for the type of Southbridge found on
404 * Ultra-45 and other sun4u fire workstations.
406 if ((config_hdr.dwords[0] == U45_SB_DEVID_VID) &&
407 (config_hdr.dwords[2] == U45_SB_CLASS_RID)) {
413 * Found one device with bus number, device number and
417 pci_base = &pinfo->devices[pinfo->num_devices].base;
419 pci_base->domain = nexus->domain;
420 pci_base->bus = prg_p->bus_no;
421 pci_base->dev = prg_p->dev_no;
422 pci_base->func = func;
425 * for the format of device_class, see struct pci_device;
428 pci_base->device_class =
429 (GET_CONFIG_VAL_8(PCI_CONF_BASCLASS) << 16) |
430 (GET_CONFIG_VAL_8(PCI_CONF_SUBCLASS) << 8) |
431 GET_CONFIG_VAL_8(PCI_CONF_PROGCLASS);
433 pci_base->revision = GET_CONFIG_VAL_8(PCI_CONF_REVID);
434 pci_base->vendor_id = GET_CONFIG_VAL_16(PCI_CONF_VENID);
435 pci_base->device_id = GET_CONFIG_VAL_16(PCI_CONF_DEVID);
436 pci_base->subvendor_id = GET_CONFIG_VAL_16(PCI_CONF_SUBVENID);
437 pci_base->subdevice_id = GET_CONFIG_VAL_16(PCI_CONF_SUBSYSID);
439 pinfo->devices[pinfo->num_devices].header_type
440 = GET_CONFIG_VAL_8(PCI_CONF_HEADER);
444 "nexus = %s, busno = %x, devno = %x, funcno = %x\n",
445 nexus->path, prg_p->bus_no, prg_p->dev_no, func);
448 pinfo->num_devices++;
449 if (pinfo->num_devices == pinfo->num_allocated_elems) {
450 struct pci_device_private *new_devs;
451 size_t new_num_elems = pinfo->num_allocated_elems * 2;
453 new_devs = realloc(pinfo->devices,
454 new_num_elems * sizeof (struct pci_device_private));
455 if (new_devs == NULL) {
456 (void) fprintf(stderr,
457 "Error allocating memory for PCI devices:"
458 " %s\n discarding additional devices\n",
462 (void) memset(&new_devs[pinfo->num_devices], 0,
463 pinfo->num_allocated_elems *
464 sizeof (struct pci_device_private));
465 pinfo->num_allocated_elems = new_num_elems;
466 pinfo->devices = new_devs;
470 * Accommodate devices which state their
471 * multi-functionality only in their function 0 config
472 * space. Note multi-functionality throughout probing
473 * of all of this device's functions.
475 if (config_hdr.bytes[PCI_CONF_HEADER] & PCI_HEADER_MULTI) {
476 multi_function_device = B_TRUE;
485 * This function is called from di_walk_minor() when any PROBE is processed
488 probe_nexus_node(di_node_t di_node, di_minor_t minor, void *arg)
490 probe_info_t *pinfo = (probe_info_t *)arg;
491 char *nexus_name, *nexus_dev_path;
494 char nexus_path[MAXPATHLEN];
501 int first_bus = 0, last_bus = PCI_REG_BUS_G(PCI_REG_BUS_M);
505 nexus_name = di_devfs_minor_path(minor);
506 fprintf(stderr, "-- device name: %s\n", nexus_name);
509 for (prop = di_prop_next(di_node, NULL); prop != NULL;
510 prop = di_prop_next(di_node, prop)) {
512 const char *prop_name = di_prop_name(prop);
515 fprintf(stderr, " property: %s\n", prop_name);
518 if (strcmp(prop_name, "device_type") == 0) {
519 numval = di_prop_strings(prop, &strings);
520 if (numval != 1 || strncmp(strings, "pci", 3) != 0) {
521 /* not a PCI node, bail */
522 return (DI_WALK_CONTINUE);
526 else if (strcmp(prop_name, "class-code") == 0) {
527 /* not a root bus node, bail */
528 return (DI_WALK_CONTINUE);
530 else if (strcmp(prop_name, "bus-range") == 0) {
531 numval = di_prop_ints(prop, &ints);
537 else if (strcmp(prop_name, "pciseg") == 0) {
538 numval = di_prop_ints(prop, &ints);
545 #ifdef __x86 /* sparc pci nodes don't have the device_type set */
547 return (DI_WALK_CONTINUE);
550 /* we have a PCI root bus node. */
551 nexus = calloc(1, sizeof(nexus_t));
553 (void) fprintf(stderr, "Error allocating memory for nexus: %s\n",
555 return (DI_WALK_TERMINATE);
557 nexus->first_bus = first_bus;
558 nexus->last_bus = last_bus;
559 nexus->domain = domain;
561 nexus_name = di_devfs_minor_path(minor);
562 if (nexus_name == NULL) {
563 (void) fprintf(stderr, "Error getting nexus path: %s\n",
566 return (DI_WALK_CONTINUE);
569 snprintf(nexus_path, sizeof(nexus_path), "/devices%s", nexus_name);
570 di_devfs_path_free(nexus_name);
573 fprintf(stderr, "nexus = %s, bus-range = %d - %d\n",
574 nexus_path, first_bus, last_bus);
577 if ((fd = open(nexus_path, O_RDWR)) >= 0) {
579 nexus->path = strdup(nexus_path);
580 nexus_dev_path = di_devfs_path(di_node);
581 nexus->dev_path = strdup(nexus_dev_path);
582 di_devfs_path_free(nexus_dev_path);
583 if ((do_probe(nexus, pinfo) != 0) && (errno != ENXIO)) {
584 (void) fprintf(stderr, "Error probing node %s: %s\n",
585 nexus_path, strerror(errno));
588 free(nexus->dev_path);
591 nexus->next = nexus_list;
595 (void) fprintf(stderr, "Error opening %s: %s\n",
596 nexus_path, strerror(errno));
600 return DI_WALK_CONTINUE;
606 * Probe a given nexus config space for devices.
608 * fd is the file descriptor of the nexus.
609 * input_args contains commandline options as specified by the user.
612 do_probe(nexus_t *nexus, probe_info_t *pinfo)
617 uint32_t last_bus = nexus->last_bus;
618 uint8_t last_dev = PCI_REG_DEV_M >> PCI_REG_DEV_SHIFT;
619 uint8_t first_bus = nexus->first_bus;
620 uint8_t first_dev = 0;
623 prg.barnum = 0; /* Config space. */
625 /* Must read in 4-byte quantities. */
626 prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_4 + NATIVE_ENDIAN;
631 * Loop through all valid bus / dev / func combinations to check for
632 * all devices, with the following exceptions:
634 * When nothing is found at function 0 of a bus / dev combination, skip
635 * the other functions of that bus / dev combination.
637 * When a found device's function 0 is probed and it is determined that
638 * it is not a multifunction device, skip probing of that device's
641 for (bus = first_bus; ((bus <= last_bus) && (rval == 0)); bus++) {
642 prg.bus_no = (uint8_t)bus;
644 for (dev = first_dev; ((dev <= last_dev) && (rval == 0)); dev++) {
646 rval = probe_dev(nexus, &prg, pinfo);
650 * Ultra-45 southbridge workaround:
651 * ECANCELED tells to skip to the next bus.
653 if (rval == ECANCELED) {
662 find_target_node(di_node_t node, void *arg)
666 uint32_t busno, funcno, devno;
667 i_devnode_t *devnode = (i_devnode_t *)arg;
670 * Test the property functions, only for testing
673 void *prop = DI_PROP_NIL;
675 (void) fprintf(stderr, "start of node 0x%x\n", node->nodeid);
676 while ((prop = di_prop_hw_next(node, prop)) != DI_PROP_NIL) {
678 (void) fprintf(stderr, "name=%s: ", di_prop_name(prop));
680 if (!strcmp(di_prop_name(prop), "reg")) {
681 len = di_prop_ints(prop, ®buf);
683 for (i = 0; i < len; i++) {
684 fprintf(stderr, "0x%0x.", regbuf[i]);
686 fprintf(stderr, "\n");
688 (void) fprintf(stderr, "end of node 0x%x\n", node->nodeid);
691 len = di_prop_lookup_ints(DDI_DEV_T_ANY, node, "reg", ®buf);
695 fprintf(stderr, "error = %x\n", errno);
696 fprintf(stderr, "can not find assigned-address\n");
698 return (DI_WALK_CONTINUE);
701 busno = PCI_REG_BUS_G(regbuf[0]);
702 devno = PCI_REG_DEV_G(regbuf[0]);
703 funcno = PCI_REG_FUNC_G(regbuf[0]);
705 if ((busno == devnode->bus) &&
706 (devno == devnode->dev) &&
707 (funcno == devnode->func)) {
708 devnode->node = node;
710 return (DI_WALK_TERMINATE);
713 return (DI_WALK_CONTINUE);
720 pci_device_solx_devfs_probe( struct pci_device * dev )
724 di_node_t rnode = DI_NODE_NIL;
725 i_devnode_t args = { 0, 0, 0, DI_NODE_NIL };
733 err = pci_device_solx_devfs_read( dev, config, 0, 256, & bytes );
736 struct pci_device_private *priv =
737 (struct pci_device_private *) dev;
740 if ( (nexus = find_nexus_for_bus(dev->domain, dev->bus)) == NULL )
743 dev->vendor_id = (uint16_t)config[0] + ((uint16_t)config[1] << 8);
744 dev->device_id = (uint16_t)config[2] + ((uint16_t)config[3] << 8);
745 dev->device_class = (uint32_t)config[9] +
746 ((uint32_t)config[10] << 8) +
747 ((uint16_t)config[11] << 16);
750 * device class code is already there.
751 * see probe_dev function.
753 dev->revision = config[8];
754 dev->subvendor_id = (uint16_t)config[44] + ((uint16_t)config[45] << 8);
755 dev->subdevice_id = (uint16_t)config[46] + ((uint16_t)config[47] << 8);
756 dev->irq = config[60];
758 priv->header_type = config[14];
760 * starting to find if it is MEM/MEM64/IO
763 if ((rnode = di_init(nexus->dev_path, DINFOCPYALL)) == DI_NODE_NIL) {
765 (void) fprintf(stderr, "di_init failed: %s\n", strerror(errno));
769 args.func = dev->func;
770 (void) di_walk_node(rnode, DI_WALK_CLDFIRST,
771 (void *)&args, find_target_node);
774 if (args.node != DI_NODE_NIL) {
776 * It will succeed for sure, because it was
777 * successfully called in find_target_node
779 len = di_prop_lookup_ints(DDI_DEV_T_ANY, args.node,
780 "assigned-addresses",
790 * how to find the size of rom???
791 * if the device has expansion rom,
792 * it must be listed in the last
793 * cells because solaris find probe
794 * the base address from offset 0x10
795 * to 0x30h. So only check the last
798 reg = (pci_regspec_t *)®buf[len - CELL_NUMS_1275];
799 if (PCI_REG_REG_G(reg->pci_phys_hi) == PCI_CONF_ROM) {
801 * rom can only be 32 bits
803 dev->rom_size = reg->pci_size_low;
804 len = len - CELL_NUMS_1275;
808 * size default to 64K and base address
811 dev->rom_size = 0x10000;
815 * Solaris has its own BAR index.
816 * Linux give two region slot for 64 bit address.
818 for (i = 0; i < len; i = i + CELL_NUMS_1275) {
820 reg = (pci_regspec_t *)®buf[i];
821 ent = reg->pci_phys_hi & 0xff;
825 ent = (ent - PCI_CONF_BASE0) >> 2;
827 fprintf(stderr, "error ent = %d\n", ent);
832 * non relocatable resource is excluded
833 * such like 0xa0000, 0x3b0. If it is met,
834 * the loop is broken;
836 if (!PCI_REG_REG_G(reg->pci_phys_hi))
839 if (reg->pci_phys_hi & PCI_PREFETCH_B) {
840 dev->regions[ent].is_prefetchable = 1;
845 * We split the shift count 32 into two 16 to
846 * avoid the complaining of the compiler
848 dev->regions[ent].base_addr = reg->pci_phys_low +
849 ((reg->pci_phys_mid << 16) << 16);
850 dev->regions[ent].size = reg->pci_size_low +
851 ((reg->pci_size_hi << 16) << 16);
853 switch (reg->pci_phys_hi & PCI_REG_ADDR_M) {
855 dev->regions[ent].is_IO = 1;
860 dev->regions[ent].is_64 = 1;
862 * Skip one slot for 64 bit address
869 if (rnode != DI_NODE_NIL) {
876 * Solaris version: read the VGA ROM data
879 pci_device_solx_devfs_read_rom( struct pci_device * dev, void * buffer )
882 struct pci_device_mapping prom = {
884 .size = dev->rom_size,
888 err = pci_device_solx_devfs_map_range(dev, &prom);
890 (void) bcopy(prom.memory, buffer, dev->rom_size);
892 if (munmap(prom.memory, dev->rom_size) == -1) {
900 * solaris version: Read the configurations space of the devices
903 pci_device_solx_devfs_read( struct pci_device * dev, void * data,
904 pciaddr_t offset, pciaddr_t size,
905 pciaddr_t * bytes_read )
907 pcitool_reg_t cfg_prg;
910 nexus_t *nexus = find_nexus_for_bus(dev->domain, dev->bus);
914 if ( nexus == NULL ) {
918 cfg_prg.offset = offset;
919 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_1 + NATIVE_ENDIAN;
920 cfg_prg.bus_no = dev->bus;
921 cfg_prg.dev_no = dev->dev;
922 cfg_prg.func_no = dev->func;
924 cfg_prg.user_version = PCITOOL_USER_VERSION;
926 for (i = 0; i < size; i += PCITOOL_ACC_ATTR_SIZE(PCITOOL_ACC_ATTR_SIZE_1))
928 cfg_prg.offset = offset + i;
930 if ((err = ioctl(nexus->fd, PCITOOL_DEVICE_GET_REG, &cfg_prg)) != 0) {
931 fprintf(stderr, "read bdf<%s,%x,%x,%x,%llx> config space failure\n",
937 fprintf(stderr, "Failure cause = %x\n", err);
941 ((uint8_t *)data)[i] = (uint8_t)cfg_prg.data;
943 * DWORDS Offset or bytes Offset ??
955 pci_device_solx_devfs_write( struct pci_device * dev, const void * data,
956 pciaddr_t offset, pciaddr_t size,
957 pciaddr_t * bytes_written )
959 pcitool_reg_t cfg_prg;
962 nexus_t *nexus = find_nexus_for_bus(dev->domain, dev->bus);
964 if ( bytes_written != NULL ) {
968 if ( nexus == NULL ) {
972 cfg_prg.offset = offset;
975 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_1 + NATIVE_ENDIAN;
978 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_2 + NATIVE_ENDIAN;
981 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_4 + NATIVE_ENDIAN;
984 cfg_prg.acc_attr = PCITOOL_ACC_ATTR_SIZE_8 + NATIVE_ENDIAN;
989 cfg_prg.bus_no = dev->bus;
990 cfg_prg.dev_no = dev->dev;
991 cfg_prg.func_no = dev->func;
993 cfg_prg.user_version = PCITOOL_USER_VERSION;
994 cfg_prg.data = *((uint64_t *)data);
997 * Check if this device is bridge device.
998 * If it is, it is also a nexus node???
999 * It seems that there is no explicit
1000 * PCI nexus device for X86, so not applicable
1001 * from pcitool_bus_reg_ops in pci_tools.c
1003 cmd = PCITOOL_DEVICE_SET_REG;
1005 if ((err = ioctl(nexus->fd, cmd, &cfg_prg)) != 0) {
1008 *bytes_written = size;
1015 * Map a memory region for a device using /dev/xsvc.
1017 * \param dev Device whose memory region is to be mapped.
1018 * \param map Parameters of the mapping that is to be created.
1021 * Zero on success or an \c errno value on failure.
1024 pci_device_solx_devfs_map_range(struct pci_device *dev,
1025 struct pci_device_mapping *map)
1027 const int prot = ((map->flags & PCI_DEV_MAP_FLAG_WRITABLE) != 0)
1028 ? (PROT_READ | PROT_WRITE) : PROT_READ;
1032 * Still used xsvc to do the user space mapping
1035 if ((xsvc_fd = open("/dev/xsvc", O_RDWR)) < 0) {
1037 (void) fprintf(stderr, "can not open /dev/xsvc: %s\n",
1043 map->memory = mmap(NULL, map->size, prot, MAP_SHARED, xsvc_fd, map->base);
1044 if (map->memory == MAP_FAILED) {
1047 (void) fprintf(stderr, "map rom region =%llx failed: %s\n",
1048 map->base, strerror(errno));