This is ld.info, produced by makeinfo version 4.8 from
-../../../../binutils-2.19/ld/ld.texinfo.
+/home/jingyu/projects/gcc/android-toolchain/binutils-2.19/ld/ld.texinfo.
START-INFO-DIR-ENTRY
* Ld: (ld). The GNU linker.
target subroutine is a leaf routine (that is, the target subroutine does
not itself call any subroutines).
+ The `--fix-cortex-a8' switch enables a link-time workaround for an
+erratum in certain Cortex-A8 processors. The workaround is enabled by
+default if you are targeting the ARM v7-A architecture profile. It can
+be enabled otherwise by specifying `--fix-cortex-a8', or disabled
+unconditionally by specifying `--no-fix-cortex-a8'.
+
+ The erratum only affects Thumb-2 code. Please contact ARM for
+further details.
+
\1f
File: ld.info, Node: M68HC11/68HC12, Next: PowerPC ELF32, Prev: MSP430, Up: Machine Dependent
The value of `N', the parameter to the `--stub-group-size=' option
controls where the stub groups are placed. If it is negative then all
-stubs are placed before the first branch that needs them. If it is
+stubs are placed after the first branch that needs them. If it is
positive then the stubs can be placed either before or after the
branches that need them. If the value of `N' is 1 (either +1 or -1)
then the linker will choose exactly where to place groups of stubs,
* --fatal-warnings: Options. (line 837)
* --file-alignment: Options. (line 1533)
* --filter: Options. (line 228)
+* --fix-cortex-a8: i960. (line 39)
* --fix-v4bx: ARM. (line 44)
* --fix-v4bx-interworking: ARM. (line 57)
* --force-dynamic: Options. (line 434)
* --no-dotsyms: PowerPC64 ELF64. (line 33)
* --no-enum-size-warning: ARM. (line 106)
* --no-fatal-warnings: Options. (line 837)
+* --no-fix-cortex-a8: i960. (line 39)
* --no-gc-sections: Options. (line 852)
* --no-keep-memory: Options. (line 895)
* --no-multi-toc: PowerPC64 ELF64. (line 74)
* constructors: Options. (line 511)
* constructors, arranging in link: Output Section Keywords.
(line 19)
+* Cortex-A8 erratum workaround: i960. (line 39)
* crash of linker: Bug Criteria. (line 9)
* CREATE_OBJECT_SYMBOLS: Output Section Keywords.
(line 9)
\1f
Tag Table:
-Node: Top\7f776
-Node: Overview\7f1547
-Node: Invocation\7f2661
-Node: Options\7f3069
-Node: Environment\7f85534
-Node: Scripts\7f87294
-Node: Basic Script Concepts\7f89028
-Node: Script Format\7f91735
-Node: Simple Example\7f92598
-Node: Simple Commands\7f95694
-Node: Entry Point\7f96145
-Node: File Commands\7f96904
-Node: Format Commands\7f100905
-Node: Miscellaneous Commands\7f102871
-Node: Assignments\7f106250
-Node: Simple Assignments\7f106741
-Node: PROVIDE\7f108477
-Node: PROVIDE_HIDDEN\7f109682
-Node: Source Code Reference\7f109926
-Node: SECTIONS\7f113506
-Node: Output Section Description\7f115397
-Node: Output Section Name\7f116450
-Node: Output Section Address\7f117326
-Node: Input Section\7f118975
-Node: Input Section Basics\7f119776
-Node: Input Section Wildcards\7f122994
-Node: Input Section Common\7f127727
-Node: Input Section Keep\7f129209
-Node: Input Section Example\7f129699
-Node: Output Section Data\7f130667
-Node: Output Section Keywords\7f133444
-Node: Output Section Discarding\7f137013
-Node: Output Section Attributes\7f138194
-Node: Output Section Type\7f139198
-Node: Output Section LMA\7f140352
-Node: Forced Output Alignment\7f142865
-Node: Forced Input Alignment\7f143133
-Node: Output Section Region\7f143518
-Node: Output Section Phdr\7f143948
-Node: Output Section Fill\7f144612
-Node: Overlay Description\7f145754
-Node: MEMORY\7f150057
-Node: PHDRS\7f154257
-Node: VERSION\7f159296
-Node: Expressions\7f167088
-Node: Constants\7f167966
-Node: Symbols\7f168527
-Node: Orphan Sections\7f169265
-Node: Location Counter\7f170429
-Node: Operators\7f174865
-Node: Evaluation\7f175787
-Node: Expression Section\7f177151
-Node: Builtin Functions\7f178640
-Node: Implicit Linker Scripts\7f186607
-Node: Machine Dependent\7f187382
-Node: H8/300\7f188398
-Node: i960\7f190023
-Node: M68HC11/68HC12\7f191708
-Node: ARM\7f193162
-Node: HPPA ELF32\7f200412
-Node: M68K\7f202035
-Node: MMIX\7f202944
-Node: MSP430\7f204109
-Node: PowerPC ELF32\7f205158
-Node: PowerPC64 ELF64\7f207772
-Node: SPU ELF\7f212188
-Node: TI COFF\7f214820
-Node: WIN32\7f215346
-Node: Xtensa\7f233703
-Node: BFD\7f236825
-Node: BFD outline\7f238280
-Node: BFD information loss\7f239566
-Node: Canonical format\7f242083
-Node: Reporting Bugs\7f246440
-Node: Bug Criteria\7f247134
-Node: Bug Reporting\7f247833
-Node: MRI\7f254872
-Node: GNU Free Documentation License\7f259515
-Node: LD Index\7f279232
+Node: Top\7f808
+Node: Overview\7f1579
+Node: Invocation\7f2693
+Node: Options\7f3101
+Node: Environment\7f85566
+Node: Scripts\7f87326
+Node: Basic Script Concepts\7f89060
+Node: Script Format\7f91767
+Node: Simple Example\7f92630
+Node: Simple Commands\7f95726
+Node: Entry Point\7f96177
+Node: File Commands\7f96936
+Node: Format Commands\7f100937
+Node: Miscellaneous Commands\7f102903
+Node: Assignments\7f106282
+Node: Simple Assignments\7f106773
+Node: PROVIDE\7f108509
+Node: PROVIDE_HIDDEN\7f109714
+Node: Source Code Reference\7f109958
+Node: SECTIONS\7f113538
+Node: Output Section Description\7f115429
+Node: Output Section Name\7f116482
+Node: Output Section Address\7f117358
+Node: Input Section\7f119007
+Node: Input Section Basics\7f119808
+Node: Input Section Wildcards\7f123026
+Node: Input Section Common\7f127759
+Node: Input Section Keep\7f129241
+Node: Input Section Example\7f129731
+Node: Output Section Data\7f130699
+Node: Output Section Keywords\7f133476
+Node: Output Section Discarding\7f137045
+Node: Output Section Attributes\7f138226
+Node: Output Section Type\7f139230
+Node: Output Section LMA\7f140384
+Node: Forced Output Alignment\7f142897
+Node: Forced Input Alignment\7f143165
+Node: Output Section Region\7f143550
+Node: Output Section Phdr\7f143980
+Node: Output Section Fill\7f144644
+Node: Overlay Description\7f145786
+Node: MEMORY\7f150089
+Node: PHDRS\7f154289
+Node: VERSION\7f159328
+Node: Expressions\7f167120
+Node: Constants\7f167998
+Node: Symbols\7f168559
+Node: Orphan Sections\7f169297
+Node: Location Counter\7f170461
+Node: Operators\7f174897
+Node: Evaluation\7f175819
+Node: Expression Section\7f177183
+Node: Builtin Functions\7f178672
+Node: Implicit Linker Scripts\7f186639
+Node: Machine Dependent\7f187414
+Node: H8/300\7f188430
+Node: i960\7f190055
+Node: M68HC11/68HC12\7f192156
+Node: ARM\7f193610
+Node: HPPA ELF32\7f200859
+Node: M68K\7f202482
+Node: MMIX\7f203391
+Node: MSP430\7f204556
+Node: PowerPC ELF32\7f205605
+Node: PowerPC64 ELF64\7f208219
+Node: SPU ELF\7f212635
+Node: TI COFF\7f215267
+Node: WIN32\7f215793
+Node: Xtensa\7f234150
+Node: BFD\7f237272
+Node: BFD outline\7f238727
+Node: BFD information loss\7f240013
+Node: Canonical format\7f242530
+Node: Reporting Bugs\7f246887
+Node: Bug Criteria\7f247581
+Node: Bug Reporting\7f248280
+Node: MRI\7f255319
+Node: GNU Free Documentation License\7f259962
+Node: LD Index\7f279679
\1f
End Tag Table