OSDN Git Service

mtd: spi-nor: Add SR 4bit block protection support
authorJungseung Lee <js07.lee@samsung.com>
Wed, 18 Mar 2020 12:06:14 +0000 (21:06 +0900)
committerTudor Ambarus <tudor.ambarus@microchip.com>
Tue, 24 Mar 2020 09:47:42 +0000 (11:47 +0200)
commit05635c14a292de0e1a221dc31c04aba3913f03c8
tree0ba072883421d983b78f4d99c381d834093911fb
parent2d284768b49bcf1c643c08a201ff2161041178ef
mtd: spi-nor: Add SR 4bit block protection support

Currently we are supporting block protection only for flash chips with
3 block protection bits (BP0-2) in the SR register.

Enable block protection support for flashes with 4 block protection bits
(BP0-3).

Add a flash_info flag for flashes that describe 4 block protection bits.
Add another flash_info flag for flashes in which BP3 bit is not adjacent
to the BP0-2 bits.

Tested with a n25q512ax3 (BP0-3) and w25q128 (BP0-2).

Signed-off-by: Jungseung Lee <js07.lee@samsung.com>
Reviewed-by: Michael Walle <michael@walle.cc>
Tested-by: Michael Walle <michael@walle.cc>
Signed-off-by: Tudor Ambarus <tudor.ambarus@microchip.com>
drivers/mtd/spi-nor/core.c
drivers/mtd/spi-nor/core.h
include/linux/mtd/spi-nor.h