OSDN Git Service

pinctrl: sh-pfc: sh7264: Fix PFCR3 and PFCR0 register configuration
authorGeert Uytterhoeven <geert+renesas@glider.be>
Thu, 13 Dec 2018 13:09:56 +0000 (14:09 +0100)
committerGreg Kroah-Hartman <gregkh@linuxfoundation.org>
Thu, 5 Dec 2019 14:26:50 +0000 (15:26 +0100)
commit17c3d108f1e6ad0e56110e2062aa8ce72eeaac10
treecd6b9e528203ee315a5a30067b40539328e3a553
parent2d4b497aa859f4ba4ec21c0ef4f78018f050d36e
pinctrl: sh-pfc: sh7264: Fix PFCR3 and PFCR0 register configuration

[ Upstream commit 1b99d0c80bbe1810572c2cb77b90f67886adfa8d ]

The Port F Control Register 3 (PFCR3) contains only a single field.
However, counting from left to right, it is the fourth field, not the
first field.
Insert the missing dummy configuration values (3 fields of 16 values) to
fix this.

The descriptor for the Port F Control Register 0 (PFCR0) lacks the
description for the 4th field (PF0 Mode, PF0MD[2:0]).
Add the missing configuration values to fix this.

Fixes: a8d42fc4217b1ea1 ("sh-pfc: Add sh7264 pinmux support")
Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
Reviewed-by: Simon Horman <horms+renesas@verge.net.au>
Signed-off-by: Sasha Levin <sashal@kernel.org>
drivers/pinctrl/sh-pfc/pfc-sh7264.c