OSDN Git Service

[X86] Remove FeatureRTM from Skylake processor list
authorCraig Topper <craig.topper@intel.com>
Wed, 10 Oct 2018 07:43:35 +0000 (07:43 +0000)
committerCraig Topper <craig.topper@intel.com>
Wed, 10 Oct 2018 07:43:35 +0000 (07:43 +0000)
commit18c07e13a7c2c110901ab4f5962630f0a863452e
treecc7126ffc3ca0063d7dbd5083cb19787c97d6da0
parent24446e792a375709a6c0f0c2555574cc946aebd0
[X86] Remove FeatureRTM from Skylake processor list

Summary:
There are a LOT of Skylakes and later without TSX-NI. Examples:
- SKL: https://ark.intel.com/products/136863/Intel-Core-i3-8121U-Processor-4M-Cache-up-to-3-20-GHz-
- KBL: https://ark.intel.com/products/97540/Intel-Core-i7-7560U-Processor-4M-Cache-up-to-3-80-GHz-
- KBL-R: https://ark.intel.com/products/149091/Intel-Core-i7-8565U-Processor-8M-Cache-up-to-4-60-GHz-
- CNL: https://ark.intel.com/products/136863/Intel-Core-i3-8121U-Processor-4M-Cache-up-to-3_20-GHz

This feature seems to be present only on high-end desktop and server
chips (I can't find any SKX without). This commit leaves it disabled
for all processors, but can be re-enabled for specific builds with
-mrtm.

Patch by Thiago Macieira

Reviewers: erichkeane, craig.topper

Reviewed By: craig.topper

Subscribers: llvm-commits

Differential Revision: https://reviews.llvm.org/D53041

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@344116 91177308-0d34-0410-b5e6-96231b3b80d8
lib/Target/X86/X86.td
test/CodeGen/X86/rtm-schedule.ll