OSDN Git Service

clk: meson: axg: fix the od shift of the sys_pll
authorYixun Lan <yixun.lan@amlogic.com>
Fri, 19 Jan 2018 02:09:26 +0000 (10:09 +0800)
committerJerome Brunet <jbrunet@baylibre.com>
Mon, 12 Feb 2018 08:49:23 +0000 (09:49 +0100)
commit2fa9b361e500a0e092a9525afbd6a3a363ffa5f0
tree9cd80ca23d8e175876fb35fedbba445bbb8d8368
parent6b71aceceb09918daf37a40a1221077599040be3
clk: meson: axg: fix the od shift of the sys_pll

According to the datasheet, the od shift of sys_pll is actually 16.

Fixes: 78b4af312f91 ('clk: meson-axg: add clock controller drivers')
Signed-off-by: Yixun Lan <yixun.lan@amlogic.com>
[fixed commit message]
Signed-off-by: Jerome Brunet <jbrunet@baylibre.com>
drivers/clk/meson/axg.c