OSDN Git Service

dt-bindings: phy: Add support for the USB3 PHY on Amlogic Meson GXL SoCs
authorMartin Blumenstingl <martin.blumenstingl@googlemail.com>
Sat, 3 Mar 2018 18:46:59 +0000 (19:46 +0100)
committerKishon Vijay Abraham I <kishon@ti.com>
Fri, 16 Mar 2018 08:10:44 +0000 (13:40 +0530)
commit324e46cee18739efbbed49b30a9100cb7bd0d35e
tree7da4bfdf18fbf2c6d5c1bc8f44c012aa3ad83196
parentae3f672cab5d1fef9fc4c6436e9d7e347eba0b13
dt-bindings: phy: Add support for the USB3 PHY on Amlogic Meson GXL SoCs

Amlogic Meson GXL SoCs use a dwc3 controller with two (GXM - a variant
for GXL, has three) USB2 ports. The first USB2 port supports host and
peripheral (also called "device") mode.
While the dwc3 controller has no USB3 port enabled we still need the
USB3 PHY to be initialized. Otherwise high-speed USB transfers (for
example with a USB flash drive) may time out (most often seen on boards
with mainline u-boot, where the bootloader does not initialize the USB3
PHY registers).

Signed-off-by: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Reviewed-by: Rob Herring <robh@kernel.org>
Tested-by: Yixun Lan <yixun.lan@amlogic.com>
Tested-by: Neil Armstrong <narmstrong@baylibre.com>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Documentation/devicetree/bindings/phy/meson-gxl-usb3-phy.txt [new file with mode: 0644]