OSDN Git Service

dt-bindings: phy: amlogic,meson-axg-mipi-pcie-analog: remove reg attribute
authorNeil Armstrong <narmstrong@baylibre.com>
Mon, 16 Nov 2020 10:16:45 +0000 (11:16 +0100)
committerVinod Koul <vkoul@kernel.org>
Fri, 20 Nov 2020 09:53:33 +0000 (15:23 +0530)
commit450889074f4fafaff0ea82c2c4c7e0a93b3cd5c7
tree484f20ca3714e520e393306481869c86585726fa
parente1404d203139d871946df9091a6e042b1154bd63
dt-bindings: phy: amlogic,meson-axg-mipi-pcie-analog: remove reg attribute

The PHY registers happens to be at the beginning of a large zone containing
interleaved system registers (mainly clocks, power management, PHY control..),
found in all Amlogic SoC so far.

The goal is to model it the same way as the other "features" of this zone,
like Documentation/devicetree/bindings/clock/amlogic,gxbb-clkc.txt
and Documentation/devicetree/bindings/power/amlogic,meson-ee-pwrc.yaml
and have a coherent bindings scheme over the Amlogic SoCs.

This update the description, removed the reg attribute then updates the example
accordingly.

Signed-off-by: Neil Armstrong <narmstrong@baylibre.com>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20201116101647.73448-2-narmstrong@baylibre.com
Signed-off-by: Vinod Koul <vkoul@kernel.org>
Documentation/devicetree/bindings/phy/amlogic,meson-axg-mipi-pcie-analog.yaml