OSDN Git Service

drm/i915: Program EXT2 GC MAX registers
authorUma Shankar <uma.shankar@intel.com>
Fri, 29 Mar 2019 14:29:16 +0000 (19:59 +0530)
committerVille Syrjälä <ville.syrjala@linux.intel.com>
Fri, 29 Mar 2019 18:28:35 +0000 (20:28 +0200)
commit502da13a72dad49690f5ac1c4d1a182ab7810eaa
treea59d26eeebd62b84cebb3fe44d24235389d80ba1
parent61eae851c92b0b5b089a3f5da92219500dc99d59
drm/i915: Program EXT2 GC MAX registers

EXT2 GC MAX registers are introduced from Gen10+ to
program values from 3.0 to 7.0. Enabled the same, but
currently limiting it to 1.0 as userspace ABI is limited
at that currently.

v2: Updated the 1.0 programming and aligned as per GLK, also added
GLK along with GEN10+ check, as per Ville's feedback.

Signed-off-by: Uma Shankar <uma.shankar@intel.com>
Signed-off-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/1553869756-4546-3-git-send-email-uma.shankar@intel.com
drivers/gpu/drm/i915/i915_reg.h
drivers/gpu/drm/i915/intel_color.c