OSDN Git Service

drm/i915: Xe_HP SDV and DG2 have up to 4 CCS engines
authorDaniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Thu, 28 Apr 2022 04:19:26 +0000 (21:19 -0700)
committerMatt Roper <matthew.d.roper@intel.com>
Fri, 29 Apr 2022 21:30:27 +0000 (14:30 -0700)
commit59a4752895b2e43351c7c1dd2b264d17d74e8466
tree312e663fdb660fffdac5940a4fd309f95178bbd5
parentecf8eca51f33dbfddcc23902bdee65c17587247c
drm/i915: Xe_HP SDV and DG2 have up to 4 CCS engines

Cc: Vinay Belgaumkar <vinay.belgaumkar@intel.com>
Signed-off-by: Daniele Ceraolo Spurio <daniele.ceraolospurio@intel.com>
Signed-off-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Matt Roper <matthew.d.roper@intel.com>
Reviewed-by: Andi Shyti <andi.shyti@linux.intel.com>
Reviewed-by: Jordan Justen <jordan.l.justen@intel.com>
Tested-by: Jordan Justen <jordan.l.justen@intel.com> # mesa anvil & iris
Link: https://patchwork.freedesktop.org/patch/msgid/20220428041926.1483683-5-matthew.d.roper@intel.com
drivers/gpu/drm/i915/i915_pci.c