OSDN Git Service

[X86] Change the MOV32ri64 pseudo instruction to def a GR64 directly instead of wrapp...
authorCraig Topper <craig.topper@intel.com>
Sat, 11 Aug 2018 05:33:00 +0000 (05:33 +0000)
committerCraig Topper <craig.topper@intel.com>
Sat, 11 Aug 2018 05:33:00 +0000 (05:33 +0000)
commit6534d1052fdf3d5caf57a616318994edd04053bc
tree40e052fba9468f040d1323f0fb36f67658c5fb41
parent5b2a776ed94d03c2a121360341337df58865d0b2
[X86] Change the MOV32ri64 pseudo instruction to def a GR64 directly instead of wrapping it in a SUBREG_TO_REG.

Now we switch to the subregister in expandPostRAPseudos where we already switched the opcode.

This simplifies a few isel patterns that used the pseudo directly. And magically seems to have improved our ability to CSE it in the undef-label.ll test.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@339496 91177308-0d34-0410-b5e6-96231b3b80d8
12 files changed:
lib/Target/X86/X86InstrCompiler.td
lib/Target/X86/X86InstrInfo.cpp
test/CodeGen/X86/abi-isel.ll
test/CodeGen/X86/atomic_mi.ll
test/CodeGen/X86/conditional-tailcall-samedest.mir
test/CodeGen/X86/flags-copy-lowering.mir
test/CodeGen/X86/licm-nested.ll
test/CodeGen/X86/select-mmx.ll
test/CodeGen/X86/select_const.ll
test/CodeGen/X86/tail-call-conditional.mir
test/CodeGen/X86/undef-label.ll
test/DebugInfo/MIR/X86/live-debug-values.mir