OSDN Git Service

clk: aspeed: Register core clocks
authorJoel Stanley <joel@jms.id.au>
Fri, 22 Dec 2017 02:45:19 +0000 (13:15 +1030)
committerStephen Boyd <sboyd@codeaurora.org>
Sat, 27 Jan 2018 00:22:41 +0000 (16:22 -0800)
commit99d01e0ec3415424210fcd345ebb0c516e4b7fa9
treed29c52d9d637acac5cb50f783048d7b67fbdb10d
parent5eda5d79e4be347758df5d502df2f4ddcfc2a701
clk: aspeed: Register core clocks

This registers the core clocks; those which are required to calculate
the rate of the timer peripheral so the system can load a clocksource
driver.

Reviewed-by: Andrew Jeffery <andrew@aj.id.au>
Signed-off-by: Joel Stanley <joel@jms.id.au>
Reviewed-by: Benjamin Herrenschmidt <benh@kernel.crashing.org>
Signed-off-by: Stephen Boyd <sboyd@codeaurora.org>
drivers/clk/clk-aspeed.c