OSDN Git Service

hw/pci/cxl: Create a CXL bus type
authorBen Widawsky <ben.widawsky@intel.com>
Fri, 29 Apr 2022 14:40:37 +0000 (15:40 +0100)
committerMichael S. Tsirkin <mst@redhat.com>
Fri, 13 May 2022 10:13:36 +0000 (06:13 -0400)
commit9dccb1216bf9d120579612979f4d58fd97bf0150
treecfdfd09fea6b114510008ed984d05e5595bfd37b
parent25a2e524e34e9a7cdf709a380b9deaada9dc4995
hw/pci/cxl: Create a CXL bus type

The easiest way to differentiate a CXL bus, and a PCIE bus is using a
flag. A CXL bus, in hardware, is backward compatible with PCIE, and
therefore the code tries pretty hard to keep them in sync as much as
possible.

The other way to implement this would be to try to cast the bus to the
correct type. This is less code and useful for debugging via simply
looking at the flags.

Signed-off-by: Ben Widawsky <ben.widawsky@intel.com>
Signed-off-by: Jonathan Cameron <Jonathan.Cameron@huawei.com>
Reviewed-by: Alex Bennée <alex.bennee@linaro.org>
Message-Id: <20220429144110.25167-13-Jonathan.Cameron@huawei.com>
Reviewed-by: Michael S. Tsirkin <mst@redhat.com>
Signed-off-by: Michael S. Tsirkin <mst@redhat.com>
hw/pci-bridge/pci_expander_bridge.c
include/hw/pci/pci_bus.h