OSDN Git Service

AVX512: Masked move intrinsic implementation.
authorIgor Breger <igor.breger@intel.com>
Thu, 21 Jan 2016 14:18:11 +0000 (14:18 +0000)
committerIgor Breger <igor.breger@intel.com>
Thu, 21 Jan 2016 14:18:11 +0000 (14:18 +0000)
commitbf54802a5ce32d55fcd5537cccd7eacb1d4e5e28
tree60daaf339950b79da8f023c009acc8e9351f0680
parent8bb1fe71a68e6ef0a978ae3dedc065dbbc15a0f3
AVX512: Masked move intrinsic implementation.
Implemented intrinsic for the follow instructions (reg move) : VMOVDQU8/16, VMOVDQA32/64, VMOVAPS/PD.

Differential Revision: http://reviews.llvm.org/D16316

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@258398 91177308-0d34-0410-b5e6-96231b3b80d8
13 files changed:
include/llvm/IR/IntrinsicsX86.td
lib/Target/X86/X86InstrAVX512.td
lib/Target/X86/X86IntrinsicsInfo.h
test/CodeGen/X86/avx512-calling-conv.ll
test/CodeGen/X86/avx512-ext.ll
test/CodeGen/X86/avx512-intrinsics.ll
test/CodeGen/X86/avx512-mask-op.ll
test/CodeGen/X86/avx512-vbroadcast.ll
test/CodeGen/X86/avx512-vec-cmp.ll
test/CodeGen/X86/avx512bw-intrinsics.ll
test/CodeGen/X86/avx512bwvl-intrinsics.ll
test/CodeGen/X86/avx512vl-intrinsics.ll
test/CodeGen/X86/vector-shuffle-v1.ll