OSDN Git Service

[X86] Teach the execution domain fixing tables to use movlhps inplace of unpcklpd...
authorCraig Topper <craig.topper@intel.com>
Mon, 18 Sep 2017 04:40:58 +0000 (04:40 +0000)
committerCraig Topper <craig.topper@intel.com>
Mon, 18 Sep 2017 04:40:58 +0000 (04:40 +0000)
commitd28a1eae086444a9f6bd10df82bfadf85f78199e
tree7e7e8262d81d927fa0eec0e2074dc241993db755
parent2dc0224dbfad7236d9007d03614d0a0044734af9
[X86] Teach the execution domain fixing tables to use movlhps inplace of unpcklpd for the packed single domain.

MOVLHPS has a smaller encoding than UNPCKLPD in the legacy encodings. With VEX and EVEX encodings it doesn't matter.

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@313509 91177308-0d34-0410-b5e6-96231b3b80d8
42 files changed:
lib/Target/X86/X86InstrInfo.cpp
test/CodeGen/X86/avx-intrinsics-fast-isel.ll
test/CodeGen/X86/avx-unpack.ll
test/CodeGen/X86/avx512-cvt.ll
test/CodeGen/X86/avx512-insert-extract.ll
test/CodeGen/X86/avx512-shuffles/partial_permute.ll
test/CodeGen/X86/avx512-shuffles/unpack.ll
test/CodeGen/X86/build-vector-128.ll
test/CodeGen/X86/build-vector-256.ll
test/CodeGen/X86/build-vector-512.ll
test/CodeGen/X86/buildvec-insertvec.ll
test/CodeGen/X86/clear_upper_vector_element_bits.ll
test/CodeGen/X86/combine-fcopysign.ll
test/CodeGen/X86/combine-or.ll
test/CodeGen/X86/dagcombine-buildvector.ll
test/CodeGen/X86/haddsub-2.ll
test/CodeGen/X86/haddsub-undef.ll
test/CodeGen/X86/half.ll
test/CodeGen/X86/horizontal-shuffle.ll
test/CodeGen/X86/i64-to-float.ll
test/CodeGen/X86/masked_memop.ll
test/CodeGen/X86/merge-consecutive-loads-128.ll
test/CodeGen/X86/sse-schedule.ll
test/CodeGen/X86/sse2-intrinsics-fast-isel.ll
test/CodeGen/X86/sse2-schedule.ll
test/CodeGen/X86/sse2.ll
test/CodeGen/X86/sse3-avx-addsub-2.ll
test/CodeGen/X86/sse41.ll
test/CodeGen/X86/vec_fp_to_int.ll
test/CodeGen/X86/vec_insert-2.ll
test/CodeGen/X86/vec_int_to_fp.ll
test/CodeGen/X86/vector-half-conversions.ll
test/CodeGen/X86/vector-shuffle-128-v2.ll
test/CodeGen/X86/vector-shuffle-128-v4.ll
test/CodeGen/X86/vector-shuffle-256-v4.ll
test/CodeGen/X86/vector-shuffle-combining.ll
test/CodeGen/X86/vector-shuffle-variable-128.ll
test/CodeGen/X86/vector-shuffle-variable-256.ll
test/CodeGen/X86/vector-truncate-combine.ll
test/CodeGen/X86/vselect.ll
test/CodeGen/X86/widen_extract-1.ll
test/CodeGen/X86/xop-mask-comments.ll