OSDN Git Service

irqchip/irq-mvebu-icu: Add new driver for Marvell ICU
authorThomas Petazzoni <thomas.petazzoni@free-electrons.com>
Wed, 21 Jun 2017 13:29:15 +0000 (15:29 +0200)
committerMarc Zyngier <marc.zyngier@arm.com>
Fri, 23 Jun 2017 08:14:57 +0000 (09:14 +0100)
commite0de91a977bfe4c199138fa256a211a648ef6999
treec9d65f271815054bc821467366d2872b9e9cf4ac
parenta68a63cb4dfc30e8a79b444aabc7747bb7621acf
irqchip/irq-mvebu-icu: Add new driver for Marvell ICU

The Marvell ICU unit is found in the CP110 block of the Marvell Armada
7K and 8K SoCs. It collects the wired interrupts of the devices located
in the CP110 and turns them into SPI interrupts in the GIC located in
the AP806 side of the SoC, by using a memory transaction.

Until now, the ICU was configured in a static fashion by the firmware,
and Linux was relying on this static configuration. By having Linux
configure the ICU, we are more flexible, and we can allocate dynamically
the GIC SPI interrupts only for devices that are actually in use.

The driver was initially written by Hanna Hawa <hannah@marvell.com>.

Reviewed-by: Marc Zyngier <marc.zyngier@arm.com>
Signed-off-by: Thomas Petazzoni <thomas.petazzoni@free-electrons.com>
Signed-off-by: Marc Zyngier <marc.zyngier@arm.com>
drivers/irqchip/Kconfig
drivers/irqchip/Makefile
drivers/irqchip/irq-mvebu-icu.c [new file with mode: 0644]
include/dt-bindings/interrupt-controller/mvebu-icu.h [new file with mode: 0644]