OSDN Git Service

pinctrl: qcom: correct register offset for lpi_gpio_16/17 on sdm660
authorMeng Wang <mwang@codeaurora.org>
Tue, 14 Mar 2017 09:16:30 +0000 (17:16 +0800)
committerGerrit - the friendly Code Review server <code-review@localhost>
Wed, 22 Mar 2017 07:30:23 +0000 (00:30 -0700)
commiteeba4974b84956e097d95cf962abdfdf3e630e04
tree315a724eff560d9c10ae836778f076c06ca36f7a
parentc1ef16be6d3c5606edb7a23398611d010b405aa8
pinctrl: qcom: correct register offset for lpi_gpio_16/17 on sdm660

Register offset for LPI_GPIO_16/17 should be 0x5040/0x5050.
Correct the offset to make sure LPI_GPIO_16/17 work.

CRs-Fixed: 2019608
Change-Id: Iac0bc2b434b23094c297e69eabea4d72bfd1eb8b
Signed-off-by: Meng Wang <mwang@codeaurora.org>
drivers/pinctrl/qcom/pinctrl-lpi.c