OSDN Git Service

drm/i915/xelpd: Add Pipe Color Lut caps to platform config
authorUma Shankar <uma.shankar@intel.com>
Tue, 7 Dec 2021 07:11:35 +0000 (12:41 +0530)
committerUma Shankar <uma.shankar@intel.com>
Tue, 7 Dec 2021 07:20:31 +0000 (12:50 +0530)
XE_LPD has 128 Lut entries for Degamma, with additional 3 entries for
extended range. It has 511 entries for gamma with additional 2 entries
for extended range.

v2: Updated lut size for 10bit gamma, added lut_tests (Ville)

v3: Dropped the gamma lut tests fields (Ville)

Signed-off-by: Uma Shankar <uma.shankar@intel.com>
Reviewed-by: Ville Syrjälä <ville.syrjala@linux.intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20211207071135.3660332-4-uma.shankar@intel.com
drivers/gpu/drm/i915/i915_pci.c

index 658d8c0..729db95 100644 (file)
@@ -938,7 +938,10 @@ static const struct intel_device_info adl_s_info = {
 
 #define XE_LPD_FEATURES \
        .abox_mask = GENMASK(1, 0),                                             \
-       .color = { .degamma_lut_size = 0, .gamma_lut_size = 0 },                \
+       .color = { .degamma_lut_size = 128, .gamma_lut_size = 1024,             \
+                  .degamma_lut_tests = DRM_COLOR_LUT_NON_DECREASING |          \
+                                       DRM_COLOR_LUT_EQUAL_CHANNELS,           \
+       },                                                                      \
        .dbuf.size = 4096,                                                      \
        .dbuf.slice_mask = BIT(DBUF_S1) | BIT(DBUF_S2) | BIT(DBUF_S3) |         \
                BIT(DBUF_S4),                                                   \