OSDN Git Service

intel: intel: Add IS_GEN[567] macros.
authorEric Anholt <eric@anholt.net>
Tue, 20 Dec 2011 21:03:37 +0000 (13:03 -0800)
committerEric Anholt <eric@anholt.net>
Fri, 30 Dec 2011 00:43:29 +0000 (16:43 -0800)
These will be used by intel_decode.c, and were taken from intel-gpu-tools.

Acked-by: Daniel Vetter <daniel.vetter@ffwll.ch>
Acked-by: Eugeni Dodonov <eugeni@dodonov.net>
intel/intel_chipset.h

index 5d417da..e3a30fc 100644 (file)
 #ifndef _INTEL_CHIPSET_H
 #define _INTEL_CHIPSET_H
 
+#define PCI_CHIP_ILD_G                  0x0042
+#define PCI_CHIP_ILM_G                  0x0046
+
+#define PCI_CHIP_SANDYBRIDGE_GT1       0x0102 /* desktop */
+#define PCI_CHIP_SANDYBRIDGE_GT2       0x0112
+#define PCI_CHIP_SANDYBRIDGE_GT2_PLUS  0x0122
+#define PCI_CHIP_SANDYBRIDGE_M_GT1     0x0106 /* mobile */
+#define PCI_CHIP_SANDYBRIDGE_M_GT2     0x0116
+#define PCI_CHIP_SANDYBRIDGE_M_GT2_PLUS        0x0126
+#define PCI_CHIP_SANDYBRIDGE_S         0x010A /* server */
+
+#define PCI_CHIP_IVYBRIDGE_GT1         0x0152 /* desktop */
+#define PCI_CHIP_IVYBRIDGE_GT2         0x0162
+#define PCI_CHIP_IVYBRIDGE_M_GT1       0x0156 /* mobile */
+#define PCI_CHIP_IVYBRIDGE_M_GT2       0x0166
+#define PCI_CHIP_IVYBRIDGE_S           0x015a /* server */
+
 #define IS_830(dev) (dev == 0x3577)
 #define IS_845(dev) (dev == 0x2562)
 #define IS_85X(dev) (dev == 0x3582)
 
 #define IS_GM45(dev) (dev == 0x2A42)
 
+
+#define IS_GEN5(dev)   (dev == PCI_CHIP_ILD_G || \
+                        dev == PCI_CHIP_ILM_G)
+
+#define IS_GEN6(dev)   (dev == PCI_CHIP_SANDYBRIDGE_GT1 || \
+                        dev == PCI_CHIP_SANDYBRIDGE_GT2 || \
+                        dev == PCI_CHIP_SANDYBRIDGE_GT2_PLUS || \
+                        dev == PCI_CHIP_SANDYBRIDGE_M_GT1 || \
+                        dev == PCI_CHIP_SANDYBRIDGE_M_GT2 || \
+                        dev == PCI_CHIP_SANDYBRIDGE_M_GT2_PLUS || \
+                        dev == PCI_CHIP_SANDYBRIDGE_S)
+
+#define IS_GEN7(dev)   (dev == PCI_CHIP_IVYBRIDGE_GT1 || \
+                        dev == PCI_CHIP_IVYBRIDGE_GT2 || \
+                        dev == PCI_CHIP_IVYBRIDGE_M_GT1 || \
+                        dev == PCI_CHIP_IVYBRIDGE_M_GT2 || \
+                        dev == PCI_CHIP_IVYBRIDGE_S)
+
 #define IS_G4X(dev) (dev == 0x2E02 || \
                      dev == 0x2E12 || \
                      dev == 0x2E22 || \
 #define IS_9XX(dev) (IS_GEN3(dev) ||                           \
                     IS_GEN4(dev) ||                            \
                     IS_GEN5(dev) ||                            \
-                    IS_GEN6(dev))
+                    IS_GEN6(dev) ||                            \
+                    IS_GEN7(dev))
 
 #endif /* _INTEL_CHIPSET_H */