OSDN Git Service
(root)
/
android-x86
/
external-llvm.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
0e36277
)
Convert regclass alignment from bytes to bites
author
Chris Lattner
<sabre@nondot.org>
Sat, 21 Aug 2004 20:13:09 +0000
(20:13 +0000)
committer
Chris Lattner
<sabre@nondot.org>
Sat, 21 Aug 2004 20:13:09 +0000
(20:13 +0000)
git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@15972
91177308
-0d34-0410-b5e6-
96231b3b80d8
lib/Target/SparcV9/SparcV9RegisterInfo.td
patch
|
blob
|
history
diff --git
a/lib/Target/SparcV9/SparcV9RegisterInfo.td
b/lib/Target/SparcV9/SparcV9RegisterInfo.td
index
b59edae
..
bea8f03
100644
(file)
--- a/
lib/Target/SparcV9/SparcV9RegisterInfo.td
+++ b/
lib/Target/SparcV9/SparcV9RegisterInfo.td
@@
-35,7
+35,7
@@
let Namespace = "SparcV9" in {
// FIXME: the register order should be defined in terms of the preferred
// allocation order...
//
-def IntRegs : RegisterClass<i64,
8
, [G0, G1, G2, G3, G4, G5, G6, G7,
+def IntRegs : RegisterClass<i64,
64
, [G0, G1, G2, G3, G4, G5, G6, G7,
O0, O1, O2, O3, O4, O5, O6, O7,
L0, L1, L2, L3, L4, L5, L6, L7,
I0, I1, I2, I3, I4, I5, I6, I7]>;