OSDN Git Service

RDMA/hns: Move capability flags of QP and CQ to hns-abi.h
authorWeihang Li <liweihang@huawei.com>
Wed, 2 Dec 2020 01:29:20 +0000 (09:29 +0800)
committerJason Gunthorpe <jgg@nvidia.com>
Mon, 7 Dec 2020 19:48:51 +0000 (15:48 -0400)
These flags will be returned to the userspace through ABI, so they should
be defined in hns-abi.h. Furthermore, there is no need to include
hns-abi.h in every source files, it just needs to be included in the
common header file.

Link: https://lore.kernel.org/r/1606872560-17823-1-git-send-email-liweihang@huawei.com
Reported-by: kernel test robot <lkp@intel.com>
Signed-off-by: Weihang Li <liweihang@huawei.com>
Signed-off-by: Jason Gunthorpe <jgg@nvidia.com>
drivers/infiniband/hw/hns/hns_roce_cq.c
drivers/infiniband/hw/hns/hns_roce_device.h
drivers/infiniband/hw/hns/hns_roce_main.c
drivers/infiniband/hw/hns/hns_roce_pd.c
drivers/infiniband/hw/hns/hns_roce_qp.c
drivers/infiniband/hw/hns/hns_roce_srq.c
include/uapi/rdma/hns-abi.h

index 68f355f..5e6d688 100644 (file)
@@ -36,7 +36,6 @@
 #include "hns_roce_device.h"
 #include "hns_roce_cmd.h"
 #include "hns_roce_hem.h"
-#include <rdma/hns-abi.h>
 #include "hns_roce_common.h"
 
 static int alloc_cqc(struct hns_roce_dev *hr_dev, struct hns_roce_cq *hr_cq)
index 70ae37b..60b8349 100644 (file)
@@ -34,6 +34,7 @@
 #define _HNS_ROCE_DEVICE_H
 
 #include <rdma/ib_verbs.h>
+#include <rdma/hns-abi.h>
 
 #define DRV_NAME "hns_roce"
 
@@ -131,16 +132,6 @@ enum {
        SERV_TYPE_UD,
 };
 
-enum hns_roce_qp_caps {
-       HNS_ROCE_QP_CAP_RQ_RECORD_DB = BIT(0),
-       HNS_ROCE_QP_CAP_SQ_RECORD_DB = BIT(1),
-       HNS_ROCE_QP_CAP_OWNER_DB = BIT(2),
-};
-
-enum hns_roce_cq_flags {
-       HNS_ROCE_CQ_FLAG_RECORD_DB = BIT(0),
-};
-
 enum hns_roce_qp_state {
        HNS_ROCE_QP_STATE_RST,
        HNS_ROCE_QP_STATE_INIT,
index f01590d..e8aa807 100644 (file)
@@ -40,7 +40,6 @@
 #include <rdma/ib_cache.h>
 #include "hns_roce_common.h"
 #include "hns_roce_device.h"
-#include <rdma/hns-abi.h>
 #include "hns_roce_hem.h"
 
 /**
index 98f6949..45ec91d 100644 (file)
@@ -32,7 +32,6 @@
 
 #include <linux/platform_device.h>
 #include <linux/pci.h>
-#include <uapi/rdma/hns-abi.h>
 #include "hns_roce_device.h"
 
 static int hns_roce_pd_alloc(struct hns_roce_dev *hr_dev, unsigned long *pdn)
index 34aa086..121d3b4 100644 (file)
@@ -39,7 +39,6 @@
 #include "hns_roce_common.h"
 #include "hns_roce_device.h"
 #include "hns_roce_hem.h"
-#include <rdma/hns-abi.h>
 
 static void flush_work_handle(struct work_struct *work)
 {
index 27646b9..36c6bcb 100644 (file)
@@ -4,7 +4,6 @@
  */
 
 #include <rdma/ib_umem.h>
-#include <rdma/hns-abi.h>
 #include "hns_roce_device.h"
 #include "hns_roce_cmd.h"
 #include "hns_roce_hem.h"
index 9ec85f7..90b739d 100644 (file)
@@ -43,6 +43,10 @@ struct hns_roce_ib_create_cq {
        __u32 reserved;
 };
 
+enum hns_roce_cq_cap_flags {
+       HNS_ROCE_CQ_FLAG_RECORD_DB = 1 << 0,
+};
+
 struct hns_roce_ib_create_cq_resp {
        __aligned_u64 cqn; /* Only 32 bits used, 64 for compat */
        __aligned_u64 cap_flags;
@@ -69,6 +73,12 @@ struct hns_roce_ib_create_qp {
        __aligned_u64 sdb_addr;
 };
 
+enum hns_roce_qp_cap_flags {
+       HNS_ROCE_QP_CAP_RQ_RECORD_DB = 1 << 0,
+       HNS_ROCE_QP_CAP_SQ_RECORD_DB = 1 << 1,
+       HNS_ROCE_QP_CAP_OWNER_DB = 1 << 2,
+};
+
 struct hns_roce_ib_create_qp_resp {
        __aligned_u64 cap_flags;
 };