OSDN Git Service
(root)
/
android-x86
/
external-llvm-project.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
307f710
)
android: [TableGen] Remove unused target intrinsic generation logic
author
Mauro Rossi
<issor.oruam@gmail.com>
Wed, 21 Feb 2018 17:53:12 +0000
(19:53 +0200)
committer
Mauro Rossi
<issor.oruam@gmail.com>
Thu, 15 Apr 2021 11:05:09 +0000
(13:05 +0200)
Changes due to commit
72c68f1352ba
("[TableGen] Remove unused target intrinsic generation logic")
llvm/soong/tblgen.go
patch
|
blob
|
history
diff --git
a/llvm/soong/tblgen.go
b/llvm/soong/tblgen.go
index
8ea9bb7
..
95c4083
100644
(file)
--- a/
llvm/soong/tblgen.go
+++ b/
llvm/soong/tblgen.go
@@
-128,9
+128,9
@@
func outToGenerator(ctx android.ModuleContext, out string) string {
case strings.HasSuffix(out, "GenCallingConv.inc"):
return "-gen-callingconv"
case strings.HasSuffix(out, "GenIntrinsicEnums.inc"):
- return "-gen-
tgt-
intrinsic-enums"
+ return "-gen-intrinsic-enums"
case strings.HasSuffix(out, "GenIntrinsicImpl.inc"):
- return "-gen-
tgt-
intrinsic-impl"
+ return "-gen-intrinsic-impl"
case strings.HasSuffix(out, "GenDecoderTables.inc"):
return "-gen-arm-decoder"
case strings.HasSuffix(out, "Options.inc"):