OSDN Git Service
(root)
/
android-x86
/
kernel.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
6fa39a5
)
ARM: dts: sun9i: Add A80 GMAC RGMII pinmux setting
author
Chen-Yu Tsai
<wens@csie.org>
Wed, 6 Feb 2019 03:32:37 +0000
(11:32 +0800)
committer
Maxime Ripard
<maxime.ripard@bootlin.com>
Thu, 7 Feb 2019 15:51:12 +0000
(16:51 +0100)
The GMAC (gigabit ethernet controller) supports RGMII to connect to
the ethernet PHY, for gigabit network speeds.
Signed-off-by: Chen-Yu Tsai <wens@csie.org>
Signed-off-by: Maxime Ripard <maxime.ripard@bootlin.com>
arch/arm/boot/dts/sun9i-a80.dtsi
patch
|
blob
|
history
diff --git
a/arch/arm/boot/dts/sun9i-a80.dtsi
b/arch/arm/boot/dts/sun9i-a80.dtsi
index
f0c7acf
..
6fb292e
100644
(file)
--- a/
arch/arm/boot/dts/sun9i-a80.dtsi
+++ b/
arch/arm/boot/dts/sun9i-a80.dtsi
@@
-1000,6
+1000,19
@@
#size-cells = <0>;
#gpio-cells = <3>;
+ gmac_rgmii_pins: gmac-rgmii-pins {
+ allwinner,pins = "PA0", "PA1", "PA2", "PA3",
+ "PA4", "PA5", "PA7", "PA8",
+ "PA9", "PA10", "PA12", "PA13",
+ "PA15", "PA16", "PA17";
+ allwinner,function = "gmac";
+ /*
+ * data lines in RGMII mode use DDR mode
+ * and need a higher signal drive strength
+ */
+ drive-strength = <40>;
+ };
+
i2c3_pins: i2c3-pins {
pins = "PG10", "PG11";
function = "i2c3";