OSDN Git Service
(root)
/
android-x86
/
kernel.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
12ecf4b
)
drm/i915/fbc: Allow on unfenced surfaces, for recent gen
author
Chris Wilson
<chris@chris-wilson.co.uk>
Fri, 19 Aug 2016 15:54:25 +0000
(16:54 +0100)
committer
Chris Wilson
<chris@chris-wilson.co.uk>
Fri, 19 Aug 2016 16:13:29 +0000
(17:13 +0100)
Only fbc1 is tied to using a fence. Later iterations of fbc are more
flexible and allow operation on unfenced frontbuffers.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Daniel Vetter <daniel.vetter@intel.com>
Cc: "Zanoni, Paulo R" <paulo.r.zanoni@intel.com>
Reviewed-by: Joonas Lahtinen <joonas.lahtinen@linux.intel.com>
Link:
http://patchwork.freedesktop.org/patch/msgid/20160819155428.1670-3-chris@chris-wilson.co.uk
drivers/gpu/drm/i915/intel_fbc.c
patch
|
blob
|
history
diff --git
a/drivers/gpu/drm/i915/intel_fbc.c
b/drivers/gpu/drm/i915/intel_fbc.c
index
faa6762
..
bf8b22a
100644
(file)
--- a/
drivers/gpu/drm/i915/intel_fbc.c
+++ b/
drivers/gpu/drm/i915/intel_fbc.c
@@
-799,8
+799,10
@@
static bool intel_fbc_can_activate(struct intel_crtc *crtc)
*/
if (cache->fb.tiling_mode != I915_TILING_X ||
cache->fb.fence_reg == I915_FENCE_REG_NONE) {
- fbc->no_fbc_reason = "framebuffer not tiled or fenced";
- return false;
+ if (INTEL_GEN(dev_priv) < 5) {
+ fbc->no_fbc_reason = "framebuffer not tiled or fenced";
+ return false;
+ }
}
if (INTEL_INFO(dev_priv)->gen <= 4 && !IS_G4X(dev_priv) &&
cache->plane.rotation != DRM_ROTATE_0) {