PCI: tegra: Disable AFI dynamic clock gating

Outstanding write counter in AFI is used to generate idle signal to
dynamically gate the AFI clock. When there are 32 outstanding writes
from AFI to memory, the outstanding write counter overflows and
indicates that there are "0" outstanding write transactions.

When memory controller is under heavy load, write completions to AFI
gets delayed and AFI write counter overflows. This causes AFI clock gating
even when there are outstanding transactions towards memory controller
resulting in a system hang.

Disable dynamic clock gating of AFI clock to avoid system hang.

CLKEN_OVERRIDE bit is not defined in Tegra20 and Tegra30, however
programming this bit doesn't cause any side effects. Program this
bit for all Tegra SoCs to avoid conditional check.

Signed-off-by: Manikanta Maddireddy <mmaddireddy@nvidia.com>
Signed-off-by: Lorenzo Pieralisi <lorenzo.pieralisi@arm.com>
Acked-by: Thierry Reding <treding@nvidia.com>

diff --git a/drivers/pci/controller/pci-tegra.c b/drivers/pci/controller/pci-tegra.c
index cd69c43..3238db2 100644 (file)
--- a/drivers/pci/controller/pci-tegra.c
+++ b/drivers/pci/controller/pci-tegra.c
@@ -95,7 +95,8 @@
 #define AFI_MSI_EN_VEC7                0xa8
 
 #define AFI_CONFIGURATION              0xac
-#define  AFI_CONFIGURATION_EN_FPCI     (1 << 0)
+#define  AFI_CONFIGURATION_EN_FPCI             (1 << 0)
+#define  AFI_CONFIGURATION_CLKEN_OVERRIDE      (1 << 31)
 
 #define AFI_FPCI_ERROR_MASKS   0xb0
 
@@ -1065,9 +1066,10 @@ static void tegra_pcie_enable_controller(struct tegra_pcie *pcie)
                afi_writel(pcie, value, AFI_FUSE);
        }
 
-       /* finally enable PCIe */
+       /* Disable AFI dynamic clock gating and enable PCIe */
        value = afi_readl(pcie, AFI_CONFIGURATION);
        value |= AFI_CONFIGURATION_EN_FPCI;
+       value |= AFI_CONFIGURATION_CLKEN_OVERRIDE;
        afi_writel(pcie, value, AFI_CONFIGURATION);
 
        value = AFI_INTR_EN_INI_SLVERR | AFI_INTR_EN_INI_DECERR |