OSDN Git Service
(root)
/
tomoyo
/
tomoyo-test1.git
/ commitdiff
commit
grep
author
committer
pickaxe
?
search:
re
summary
|
shortlog
|
log
|
commit
| commitdiff |
tree
raw
|
patch
| inline |
side by side
(parent:
d147483
)
drm/i915/gt: Only wait for register chipset flush if active
author
Chris Wilson
<chris@chris-wilson.co.uk>
Mon, 18 Nov 2019 18:49:33 +0000
(18:49 +0000)
committer
Chris Wilson
<chris@chris-wilson.co.uk>
Tue, 19 Nov 2019 10:11:29 +0000
(10:11 +0000)
Only serialise with the chipset using an mmio if the chipset is
currently active. We expect that any writes into the chipset range will
simply be forgotten until it wakes up.
Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Reviewed-by: Mika Kuoppala <mika.kuoppala@linux.intel.com>
Link:
https://patchwork.freedesktop.org/patch/msgid/20191118184943.2593048-8-chris@chris-wilson.co.uk
drivers/gpu/drm/i915/gt/intel_gt.c
patch
|
blob
|
history
diff --git
a/drivers/gpu/drm/i915/gt/intel_gt.c
b/drivers/gpu/drm/i915/gt/intel_gt.c
index
b5a9b87
..
c4fd8d6
100644
(file)
--- a/
drivers/gpu/drm/i915/gt/intel_gt.c
+++ b/
drivers/gpu/drm/i915/gt/intel_gt.c
@@
-304,7
+304,7
@@
void intel_gt_flush_ggtt_writes(struct intel_gt *gt)
intel_gt_chipset_flush(gt);
- with_intel_runtime_pm(uncore->rpm, wakeref) {
+ with_intel_runtime_pm
_if_in_use
(uncore->rpm, wakeref) {
unsigned long flags;
spin_lock_irqsave(&uncore->lock, flags);