clk: qcom: gcc-sc8180x: use ARRAY_SIZE instead of specifying num_parents

Use ARRAY_SIZE() instead of manually specifying num_parents. This makes
adding/removing entries to/from parent_data easy and errorproof.

Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20210405224743.590029-31-dmitry.baryshkov@linaro.org
Signed-off-by: Stephen Boyd <sboyd@kernel.org>

diff --git a/drivers/clk/qcom/gcc-sc8180x.c b/drivers/clk/qcom/gcc-sc8180x.c
index 90525ae..c41b9f0 100644 (file)
--- a/drivers/clk/qcom/gcc-sc8180x.c
+++ b/drivers/clk/qcom/gcc-sc8180x.c
@@ -277,7 +277,7 @@ static struct clk_rcg2 gcc_cpuss_ahb_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_cpuss_ahb_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -300,7 +300,7 @@ static struct clk_rcg2 gcc_emac_ptp_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_emac_ptp_clk_src",
                .parent_data = gcc_parents_6,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_6),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -326,7 +326,7 @@ static struct clk_rcg2 gcc_emac_rgmii_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_emac_rgmii_clk_src",
                .parent_data = gcc_parents_6,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_6),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -350,7 +350,7 @@ static struct clk_rcg2 gcc_gp1_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_gp1_clk_src",
                .parent_data = gcc_parents_1,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_1),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -365,7 +365,7 @@ static struct clk_rcg2 gcc_gp2_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_gp2_clk_src",
                .parent_data = gcc_parents_1,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_1),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -380,7 +380,7 @@ static struct clk_rcg2 gcc_gp3_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_gp3_clk_src",
                .parent_data = gcc_parents_1,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_1),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -395,7 +395,7 @@ static struct clk_rcg2 gcc_gp4_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_gp4_clk_src",
                .parent_data = gcc_parents_1,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_1),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -410,7 +410,7 @@ static struct clk_rcg2 gcc_gp5_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_gp5_clk_src",
                .parent_data = gcc_parents_1,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_1),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -436,7 +436,7 @@ static struct clk_rcg2 gcc_npu_axi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_npu_axi_clk_src",
                .parent_data = gcc_parents_3,
-               .num_parents = 7,
+               .num_parents = ARRAY_SIZE(gcc_parents_3),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -457,7 +457,7 @@ static struct clk_rcg2 gcc_pcie_0_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pcie_0_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -472,7 +472,7 @@ static struct clk_rcg2 gcc_pcie_1_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pcie_1_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -487,7 +487,7 @@ static struct clk_rcg2 gcc_pcie_2_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pcie_2_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -502,7 +502,7 @@ static struct clk_rcg2 gcc_pcie_3_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pcie_3_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -523,7 +523,7 @@ static struct clk_rcg2 gcc_pcie_phy_refgen_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pcie_phy_refgen_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -545,7 +545,7 @@ static struct clk_rcg2 gcc_pdm2_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_pdm2_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -568,7 +568,7 @@ static struct clk_rcg2 gcc_qspi_1_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qspi_1_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -583,7 +583,7 @@ static struct clk_rcg2 gcc_qspi_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qspi_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -619,7 +619,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s0_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s0_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -634,7 +634,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s1_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s1_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -649,7 +649,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s2_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s2_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -664,7 +664,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s3_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s3_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -679,7 +679,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s4_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s4_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -694,7 +694,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s5_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s5_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -709,7 +709,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s6_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s6_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -724,7 +724,7 @@ static struct clk_rcg2 gcc_qupv3_wrap0_s7_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap0_s7_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -739,7 +739,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s0_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s0_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -754,7 +754,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s1_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s1_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -769,7 +769,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s2_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s2_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -784,7 +784,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s3_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s3_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -799,7 +799,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s4_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s4_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -814,7 +814,7 @@ static struct clk_rcg2 gcc_qupv3_wrap1_s5_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap1_s5_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -829,7 +829,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s0_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s0_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -844,7 +844,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s1_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s1_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -859,7 +859,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s2_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s2_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -874,7 +874,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s3_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s3_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -889,7 +889,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s4_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s4_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -904,7 +904,7 @@ static struct clk_rcg2 gcc_qupv3_wrap2_s5_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_qupv3_wrap2_s5_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -930,7 +930,7 @@ static struct clk_rcg2 gcc_sdcc2_apps_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_sdcc2_apps_clk_src",
                .parent_data = gcc_parents_7,
-               .num_parents = 5,
+               .num_parents = ARRAY_SIZE(gcc_parents_7),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_floor_ops,
        },
@@ -955,7 +955,7 @@ static struct clk_rcg2 gcc_sdcc4_apps_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_sdcc4_apps_clk_src",
                .parent_data = gcc_parents_5,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_5),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_floor_ops,
        },
@@ -975,7 +975,7 @@ static struct clk_rcg2 gcc_tsif_ref_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_tsif_ref_clk_src",
                .parent_data = gcc_parents_8,
-               .num_parents = 4,
+               .num_parents = ARRAY_SIZE(gcc_parents_8),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -998,7 +998,7 @@ static struct clk_rcg2 gcc_ufs_card_2_axi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_2_axi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1013,7 +1013,7 @@ static struct clk_rcg2 gcc_ufs_card_2_ice_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_2_ice_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1033,7 +1033,7 @@ static struct clk_rcg2 gcc_ufs_card_2_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_2_phy_aux_clk_src",
                .parent_data = gcc_parents_4,
-               .num_parents = 1,
+               .num_parents = ARRAY_SIZE(gcc_parents_4),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1048,7 +1048,7 @@ static struct clk_rcg2 gcc_ufs_card_2_unipro_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_2_unipro_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1072,7 +1072,7 @@ static struct clk_rcg2 gcc_ufs_card_axi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_axi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1094,7 +1094,7 @@ static struct clk_rcg2 gcc_ufs_card_ice_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_ice_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1109,7 +1109,7 @@ static struct clk_rcg2 gcc_ufs_card_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_phy_aux_clk_src",
                .parent_data = gcc_parents_4,
-               .num_parents = 1,
+               .num_parents = ARRAY_SIZE(gcc_parents_4),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1131,7 +1131,7 @@ static struct clk_rcg2 gcc_ufs_card_unipro_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_card_unipro_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1155,7 +1155,7 @@ static struct clk_rcg2 gcc_ufs_phy_axi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_phy_axi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1170,7 +1170,7 @@ static struct clk_rcg2 gcc_ufs_phy_ice_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_phy_ice_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1185,7 +1185,7 @@ static struct clk_rcg2 gcc_ufs_phy_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_phy_phy_aux_clk_src",
                .parent_data = gcc_parents_4,
-               .num_parents = 1,
+               .num_parents = ARRAY_SIZE(gcc_parents_4),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1200,7 +1200,7 @@ static struct clk_rcg2 gcc_ufs_phy_unipro_core_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_ufs_phy_unipro_core_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1224,7 +1224,7 @@ static struct clk_rcg2 gcc_usb30_mp_master_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_mp_master_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1247,7 +1247,7 @@ static struct clk_rcg2 gcc_usb30_mp_mock_utmi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_mp_mock_utmi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1262,7 +1262,7 @@ static struct clk_rcg2 gcc_usb30_prim_master_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_prim_master_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1277,7 +1277,7 @@ static struct clk_rcg2 gcc_usb30_prim_mock_utmi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_prim_mock_utmi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1292,7 +1292,7 @@ static struct clk_rcg2 gcc_usb30_sec_master_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_sec_master_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1307,7 +1307,7 @@ static struct clk_rcg2 gcc_usb30_sec_mock_utmi_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb30_sec_mock_utmi_clk_src",
                .parent_data = gcc_parents_0,
-               .num_parents = 3,
+               .num_parents = ARRAY_SIZE(gcc_parents_0),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1322,7 +1322,7 @@ static struct clk_rcg2 gcc_usb3_mp_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb3_mp_phy_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1337,7 +1337,7 @@ static struct clk_rcg2 gcc_usb3_prim_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb3_prim_phy_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },
@@ -1352,7 +1352,7 @@ static struct clk_rcg2 gcc_usb3_sec_phy_aux_clk_src = {
        .clkr.hw.init = &(struct clk_init_data){
                .name = "gcc_usb3_sec_phy_aux_clk_src",
                .parent_data = gcc_parents_2,
-               .num_parents = 2,
+               .num_parents = ARRAY_SIZE(gcc_parents_2),
                .flags = CLK_SET_RATE_PARENT,
                .ops = &clk_rcg2_ops,
        },