OSDN Git Service

phy: qcom: Add device tree bindings for IPQ806x SATA PHY
authorKumar Gala <galak@codeaurora.org>
Wed, 16 Jul 2014 16:10:09 +0000 (11:10 -0500)
committerKishon Vijay Abraham I <kishon@ti.com>
Tue, 22 Jul 2014 07:16:12 +0000 (12:46 +0530)
Add binding spec for Qualcomm SoC PHYs, starting with the SATA PHY on
the IPQ806x family of SoCs.

Signed-off-by: Kumar Gala <galak@codeaurora.org>
Signed-off-by: Kishon Vijay Abraham I <kishon@ti.com>
Documentation/devicetree/bindings/phy/qcom-ipq806x-sata-phy.txt [new file with mode: 0644]

diff --git a/Documentation/devicetree/bindings/phy/qcom-ipq806x-sata-phy.txt b/Documentation/devicetree/bindings/phy/qcom-ipq806x-sata-phy.txt
new file mode 100644 (file)
index 0000000..76bfbd0
--- /dev/null
@@ -0,0 +1,23 @@
+Qualcomm IPQ806x SATA PHY Controller
+------------------------------------
+
+SATA PHY nodes are defined to describe on-chip SATA Physical layer controllers.
+Each SATA PHY controller should have its own node.
+
+Required properties:
+- compatible: compatible list, contains "qcom,ipq806x-sata-phy"
+- reg: offset and length of the SATA PHY register set;
+- #phy-cells: must be zero
+- clocks: must be exactly one entry
+- clock-names: must be "cfg"
+
+Example:
+       sata_phy: sata-phy@1b400000 {
+               compatible = "qcom,ipq806x-sata-phy";
+               reg = <0x1b400000 0x200>;
+
+               clocks = <&gcc SATA_PHY_CFG_CLK>;
+               clock-names = "cfg";
+
+               #phy-cells = <0>;
+       };