OSDN Git Service

drm/amd/powerplay/smu11: disable some pp features on navi10 A0 secure board
authorTao Zhou <tao.zhou1@amd.com>
Mon, 13 May 2019 08:52:22 +0000 (16:52 +0800)
committerAlex Deucher <alexander.deucher@amd.com>
Fri, 21 Jun 2019 23:59:31 +0000 (18:59 -0500)
disable DPM UCLK and SOC DS on A0 secure board

Signed-off-by: Tao Zhou <tao.zhou1@amd.com>
Acked-by: Alex Deucher <alexander.deucher@amd.com>
Reviewed-by: Kevin Wang <kevin1.wang@amd.com>
Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
drivers/gpu/drm/amd/powerplay/navi10_ppt.c

index 48ad0d6..071bfe3 100644 (file)
@@ -340,6 +340,18 @@ navi10_get_allowed_feature_mask(struct smu_context *smu,
        if (smu->adev->pg_flags & AMD_PG_SUPPORT_VCN)
                *(uint64_t *)feature_mask |= FEATURE_MASK(FEATURE_VCN_PG_BIT);
 
+       /* disable DPM UCLK and DS SOCCLK on navi10 A0 secure board */
+       if (is_asic_secure(smu)) {
+               /* only for navi10 A0 */
+               if ((adev->asic_type == CHIP_NAVI10) &&
+                       (adev->rev_id == 0)) {
+                       *(uint64_t *)feature_mask &=
+                                       ~FEATURE_MASK(FEATURE_DPM_UCLK_BIT);
+                       *(uint64_t *)feature_mask &=
+                                       ~FEATURE_MASK(FEATURE_DS_SOCCLK_BIT);
+               }
+       }
+
        return 0;
 }