[X86] [ASM INTEL SYNTAX] fix for incorrect assembler code generation when x86-asm...

Fix for incorrect code generation when x86-asm-syntax=intel.
Differential Revision: https://reviews.llvm.org/D37945

git-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@314140 91177308-0d34-0410-b5e6-96231b3b80d8

diff --git a/lib/Target/X86/InstPrinter/X86IntelInstPrinter.cpp b/lib/Target/X86/InstPrinter/X86IntelInstPrinter.cpp
index d6af671..7259387 100644 (file)
--- a/lib/Target/X86/InstPrinter/X86IntelInstPrinter.cpp
+++ b/lib/Target/X86/InstPrinter/X86IntelInstPrinter.cpp
@@ -152,6 +152,7 @@ void X86IntelInstPrinter::printOperand(const MCInst *MI, unsigned OpNo,
     O << formatImm((int64_t)Op.getImm());
   } else {
     assert(Op.isExpr() && "unknown operand kind in printOperand");
+    O << "offset ";
     Op.getExpr()->print(O, &MAI);
   }
 }

diff --git a/test/MC/X86/intel-syntax-var-offset.ll b/test/MC/X86/intel-syntax-var-offset.ll
new file mode 100644 (file)
index 0000000..d5319fe
--- /dev/null
+++ b/test/MC/X86/intel-syntax-var-offset.ll
@@ -0,0 +1,49 @@
+;RUN: llc -mtriple=x86_64-unknown-unknown -filetype=asm -x86-asm-syntax=intel < %s | FileCheck %s --check-prefix=CHECK
+;PR34617
+
+;Compile it with: "clang -O1 -emit-llvm"
+;char X[4];
+;volatile char* PX;
+;char Y[4];
+;volatile char* PY;
+;char Z[4];
+;volatile char* PZ;
+;char* test057(long long x) {
+;        asm ("movq %1, %%rax;"
+;             "movq %%rax, %0;"
+;             "pushq $Y;"
+;             "popq %%rcx;"
+;             "movq %%rcx, PY;"
+;             "movq $X, %%rdx;"
+;             "movq %%rdx, PX;"
+;             :"=r"(PZ)
+;             :"p"(Z)
+;             :"%rax", "%rcx", "%rdx"
+;             );
+;    return (char*)PZ;
+;}
+
+; CHECK:       mov     rax, offset Z
+; CHECK:       push    offset Y
+; CHECK:       pop     rcx
+; CHECK:       mov     qword ptr [PY], rcx
+; CHECK:       mov     rdx, offset X
+; CHECK:       mov     qword ptr [PX], rdx
+
+@PZ = common global i8* null, align 8
+@Z = common global [4 x i8] zeroinitializer, align 1
+@X = common global [4 x i8] zeroinitializer, align 1
+@PX = common global i8* null, align 8
+@Y = common global [4 x i8] zeroinitializer, align 1
+@PY = common global i8* null, align 8
+
+define i8* @test057(i64 %x) {
+entry:
+  %x.addr = alloca i64, align 8
+  store i64 %x, i64* %x.addr, align 8
+  %0 = call i8* asm "movq $1, %rax;movq %rax, $0;pushq $$Y;popq %rcx;movq %rcx, PY;movq $$X, %rdx;movq %rdx, PX;", "=r,im,~{rax},~{rcx},~{rdx},~{dirflag},~{fpsr},~{flags}"(i8* getelementptr inbounds ([4 x i8], [4 x i8]* @Z, i32 0, i32 0))
+  store i8* %0, i8** @PZ, align 8
+  %1 = load i8*, i8** @PZ, align 8
+  ret i8* %1
+}
+