media: imx: imx7-mipi-csis: Never set MIPI_CSIS_ISPCFG_ALIGN_32BIT

The MIPI_CSIS_ISPCFG_ALIGN_32BIT bit enables output of 32-bit data. The
driver sets it based on the select format, but no format uses a 32-bit
bus width, so the bit is never set in practice. This isn't likely to
change any time soon, as the CSI IP core connected at the output of the
CSIS doesn't support 32-bit data width. Hardcode the bit to 0.

Signed-off-by: Laurent Pinchart <laurent.pinchart@ideasonboard.com>
Acked-by: Rui Miguel Silva <rmfrfs@gmail.com>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>

diff --git a/drivers/staging/media/imx/imx7-mipi-csis.c b/drivers/staging/media/imx/imx7-mipi-csis.c
index 44873a0..6d0662c 100644 (file)
--- a/drivers/staging/media/imx/imx7-mipi-csis.c
+++ b/drivers/staging/media/imx/imx7-mipi-csis.c
@@ -464,7 +464,8 @@ static void __mipi_csis_set_format(struct csi_state *state)
 
        /* Color format */
        val = mipi_csis_read(state, MIPI_CSIS_ISPCONFIG_CH0);
-       val = (val & ~MIPI_CSIS_ISPCFG_FMT_MASK) | state->csis_fmt->fmt_reg;
+       val &= ~(MIPI_CSIS_ISPCFG_ALIGN_32BIT | MIPI_CSIS_ISPCFG_FMT_MASK);
+       val |= state->csis_fmt->fmt_reg;
        mipi_csis_write(state, MIPI_CSIS_ISPCONFIG_CH0, val);
 
        /* Pixel resolution */
@@ -496,13 +497,6 @@ static void mipi_csis_set_params(struct csi_state *state)
 
        mipi_csis_set_hsync_settle(state, state->hs_settle);
 
-       val = mipi_csis_read(state, MIPI_CSIS_ISPCONFIG_CH0);
-       if (state->csis_fmt->width == 32)
-               val |= MIPI_CSIS_ISPCFG_ALIGN_32BIT;
-       else
-               val &= ~MIPI_CSIS_ISPCFG_ALIGN_32BIT;
-       mipi_csis_write(state, MIPI_CSIS_ISPCONFIG_CH0, val);
-
        val = (0 << MIPI_CSIS_ISPSYNC_HSYNC_LINTV_OFFSET) |
                (0 << MIPI_CSIS_ISPSYNC_VSYNC_SINTV_OFFSET) |
                (0 << MIPI_CSIS_ISPSYNC_VSYNC_EINTV_OFFSET);