OSDN Git Service

Revert r338365: [X86] Improved sched models for X86 BT*rr instructions.
[android-x86/external-llvm.git] / utils / TableGen / RegisterBankEmitter.cpp
2018-05-14 Nicola ZaghenRename DEBUG macro to LLVM_DEBUG.
2017-11-01 Daniel Sanders[globalisel][regbank] Warn about MIR ambiguities when...
2017-10-11 Zachary TurnerRevert "[ADT] Make Twine's copy constructor private."
2017-10-11 Zachary Turner[ADT] Make Twine's copy constructor private.
2017-09-14 Krzysztof ParzyszekTableGen support for parameterized register class infor...
2017-07-07 Craig Topper[TableGen] Fix some mismatches in the use of Namespace...
2017-05-31 Craig Topper[TableGen] Adapt more places to getValueAsString now...
2017-01-30 Tom StellardTableGen: Fix infinite recursion in RegisterBankEmitter
2017-01-20 Daniel Sanders[globalisel] Fix an unused variable warning when NDEBUG...
2017-01-19 Daniel SandersRe-commit: [globalisel] Tablegen-erate current Register...
2017-01-18 Daniel SandersRe-revert: [globalisel] Tablegen-erate current Register...
2017-01-18 Daniel SandersRe-commit: [globalisel] Tablegen-erate current Register...
2017-01-16 Daniel SandersRevert r292132: [globalisel] Tablegen-erate current...
2017-01-16 Daniel Sanders[globalisel] Tablegen-erate current Register Bank Infor...