author | Aurabindo Pillai <aurabindo.pillai@amd.com> | |
Thu, 14 Apr 2022 19:19:16 +0000 (15:19 -0400) | ||
committer | Alex Deucher <alexander.deucher@amd.com> | |
Fri, 3 Jun 2022 20:43:37 +0000 (16:43 -0400) | ||
commit | 4f29f9cf092b2d331ba2081566be3272962b7f96 | |
tree | d2d9f4468175e3beb43f111f3e4b301f7b49beee | tree | snapshot |
parent | 79b470e5ee83e979f8ff465efa8b7ced160bcae7 | commit | diff |
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_0_offset.h | [new file with mode: 0644] | blob |
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_0_sh_mask.h | [new file with mode: 0644] | blob |
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_1_offset.h | [new file with mode: 0644] | blob |
drivers/gpu/drm/amd/include/asic_reg/dcn/dcn_3_2_1_sh_mask.h | [new file with mode: 0644] | blob |