OSDN Git Service

i965: Fix HW blitter pitch limits
authorChris Wilson <chris@chris-wilson.co.uk>
Fri, 5 Jun 2015 12:49:08 +0000 (13:49 +0100)
committerChris Wilson <chris@chris-wilson.co.uk>
Mon, 8 Jun 2015 16:55:56 +0000 (17:55 +0100)
commit8da79b8378ae87474d8c47ad955e4833edf98359
treeff1581196f6fe8762d7f31c08d33881a9aa84e21
parent8614b9e489e65bb672ab16053d30ce8708856214
i965: Fix HW blitter pitch limits

The BLT pitch is specified in bytes for linear surfaces and in dwords
for tiled surfaces. In both cases the programmable limit is 32,767, so
adjust the check to compensate for the effect of tiling.

v2: Tweak whitespace for functions (Kenneth)

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kristian Høgsberg <krh@bitplanet.net>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by Kenneth Graunke <kenneth@whitecape.org>
Cc: mesa-stable@lists.freedesktop.org
src/mesa/drivers/dri/i965/intel_blit.c