OSDN Git Service

i965: Fix HW blitter pitch limits
authorChris Wilson <chris@chris-wilson.co.uk>
Fri, 5 Jun 2015 12:49:08 +0000 (13:49 +0100)
committerEmil Velikov <emil.l.velikov@gmail.com>
Wed, 1 Jul 2015 14:22:38 +0000 (15:22 +0100)
commit074122fbe34bc077ea3fc754c3696298f433d41b
treed33ed24b0ae364774e2b098bcadafc19845a5f40
parenta81b1d5512f64ffca1c13a5937e7eb0de24713ae
i965: Fix HW blitter pitch limits

The BLT pitch is specified in bytes for linear surfaces and in dwords
for tiled surfaces. In both cases the programmable limit is 32,767, so
adjust the check to compensate for the effect of tiling.

v2: Tweak whitespace for functions (Kenneth)

Signed-off-by: Chris Wilson <chris@chris-wilson.co.uk>
Cc: Kristian Høgsberg <krh@bitplanet.net>
Cc: Kenneth Graunke <kenneth@whitecape.org>
Reviewed-by Kenneth Graunke <kenneth@whitecape.org>
Cc: mesa-stable@lists.freedesktop.org
(cherry picked from commit 8da79b8378ae87474d8c47ad955e4833edf98359)
src/mesa/drivers/dri/i965/intel_blit.c