OSDN Git Service

modified: utilsrc/src/Admin/Makefile
[eos/others.git] / utilsrc / srcX86MAC64 / Admin / gdb-7.7.1 / sim / testsuite / sim / bfin / c_dsp32mult_pair.s
1 //Original:/testcases/core/c_dsp32mult_pair/c_dsp32mult_pair.dsp
2 // Spec Reference: dsp32mult pair
3 # mach: bfin
4
5 .include "testutils.inc"
6         start
7
8 imm32 r0, 0x8b235625;
9 imm32 r1, 0x93ba5127;
10 imm32 r2, 0xa3446725;
11 imm32 r3, 0x00050027;
12 imm32 r4, 0xb0ab6d29;
13 imm32 r5, 0x10ace72b;
14 imm32 r6, 0xc00c008d;
15 imm32 r7, 0xd2467029;
16 R1 = R0.L * R0.L, R0 = R0.L * R0.L;
17 R3 = R0.L * R1.L, R2 = R0.L * R1.H;
18 R5 = R1.L * R0.L, R4 = R1.H * R0.L;
19 R7 = R1.L * R1.L, R6 = R1.H * R1.H;
20 CHECKREG r0, 0x39F9C2B2;
21 CHECKREG r1, 0x39F9C2B2;
22 CHECKREG r2, 0xE43C0244;
23 CHECKREG r3, 0x1D5C8788;
24 CHECKREG r4, 0xE43C0244;
25 CHECKREG r5, 0x1D5C8788;
26 CHECKREG r6, 0x1A41A862;
27 CHECKREG r7, 0x1D5C8788;
28
29 imm32 r0, 0x5b33a635;
30 imm32 r1, 0x6fbe5137;
31 imm32 r2, 0x1324b735;
32 imm32 r3, 0x9006d037;
33 imm32 r4, 0x80abcb39;
34 imm32 r5, 0xb0acef3b;
35 imm32 r6, 0xa00c00dd;
36 imm32 r7, 0x12469003;
37 R1 = R2.L * R2.L, R0 = R2.L * R2.L;
38 R3 = R2.L * R3.L, R2 = R2.L * R3.H;
39 R5 = R3.L * R2.L, R4 = R3.H * R2.L;
40 R7 = R3.L * R3.L, R6 = R3.H * R3.H;
41 CHECKREG r0, 0x2965A1F2;
42 CHECKREG r1, 0x2965A1F2;
43 CHECKREG r2, 0x3FAE367C;
44 CHECKREG r3, 0x1B2CD8C6;
45 CHECKREG r4, 0x0B90E2A0;
46 CHECKREG r5, 0xEF4D87D0;
47 CHECKREG r6, 0x05C49F20;
48 CHECKREG r7, 0x0C057248;
49
50 imm32 r0, 0x1b235655;
51 imm32 r1, 0xc4ba5157;
52 imm32 r2, 0x63246755;
53 imm32 r3, 0x00060055;
54 imm32 r4, 0x90abc509;
55 imm32 r5, 0x10acef5b;
56 imm32 r6, 0xb00c005d;
57 imm32 r7, 0x1246705f;
58 R1 = R4.L * R4.L, R0 = R4.L * R4.L;
59 R3 = R4.L * R5.L, R2 = R4.L * R5.H;
60 R5 = R5.L * R4.L, R4 = R5.H * R4.L;
61 R7 = R5.L * R5.L, R6 = R5.H * R5.H;
62 CHECKREG r0, 0x1B29B4A2;
63 CHECKREG r1, 0x1B29B4A2;
64 CHECKREG r2, 0xF851E418;
65 CHECKREG r3, 0x07AAE266;
66 CHECKREG r4, 0xF851E418;
67 CHECKREG r5, 0x07AAE266;
68 CHECKREG r6, 0x007579C8;
69 CHECKREG r7, 0x06D88148;
70
71 imm32 r0, 0xab235666;
72 imm32 r1, 0xeaba5166;
73 imm32 r2, 0x13d48766;
74 imm32 r3, 0xf00b0066;
75 imm32 r4, 0x90ab9d69;
76 imm32 r5, 0x10ac5f6b;
77 imm32 r6, 0x800cb66d;
78 imm32 r7, 0x1246707f;
79 R1 = R6.L * R6.L, R0 = R6.L * R6.L;
80 R3 = R6.L * R7.L, R2 = R6.L * R7.H;
81 R5 = R7.L * R6.L, R4 = R7.H * R6.L;
82 R7 = R7.L * R7.L, R6 = R7.H * R7.H;
83 CHECKREG r0, 0x2A4A54D2;
84 CHECKREG r1, 0x2A4A54D2;
85 CHECKREG r2, 0xF57F179C;
86 CHECKREG r3, 0xBF566026;
87 CHECKREG r4, 0xF57F179C;
88 CHECKREG r5, 0xBF566026;
89 CHECKREG r6, 0x029BD648;
90 CHECKREG r7, 0x62DEBE02;
91
92 // mix order
93 imm32 r0, 0xab23a675;
94 imm32 r1, 0xcfba5127;
95 imm32 r2, 0x13246705;
96 imm32 r3, 0x00060007;
97 imm32 r4, 0x90abcd09;
98 imm32 r5, 0x10acdfdb;
99 imm32 r6, 0x000c000d;
100 imm32 r7, 0x1246f00f;
101 R1 = R3.L * R2.L (M), R0 = R3.L * R2.H;
102 R3 = R1.L * R0.H, R2 = R1.H * R0.L;
103 R5 = R7.H * R4.L, R4 = R7.H * R4.L;
104 R7 = R5.L * R6.L (M), R6 = R5.H * R6.L;
105 CHECKREG r0, 0x00010BF8;
106 CHECKREG r1, 0x0002D123;
107 CHECKREG r2, 0x00002FE0;
108 CHECKREG r3, 0xFFFFA246;
109 CHECKREG r4, 0xF8B964EC;
110 CHECKREG r5, 0xF8B964EC;
111 CHECKREG r6, 0xFFFF42CA;
112 CHECKREG r7, 0x00051FFC;
113
114 imm32 r0, 0x9b235a75;
115 imm32 r1, 0xc9ba5127;
116 imm32 r2, 0x13946905;
117 imm32 r3, 0x00090007;
118 imm32 r4, 0x90ab9d09;
119 imm32 r5, 0x10ace9db;
120 imm32 r6, 0x000c0d9d;
121 imm32 r7, 0x12467009;
122 R3 = R6.L * R5.L, R2 = R6.L * R5.H;
123 R1 = R3.L * R0.H (M), R0 = R3.H * R0.L;
124 R5 = R1.L * R4.L (M), R4 = R1.H * R4.L;
125 R7 = R2.H * R7.L, R6 = R2.H * R7.L;
126 CHECKREG r0, 0xFE55DCD2;
127 CHECKREG r1, 0x0C7E7B9A;
128 CHECKREG r2, 0x01C5EAF8;
129 CHECKREG r3, 0xFDA5149E;
130 CHECKREG r4, 0xF6576CDC;
131 CHECKREG r5, 0x4BD1CA6A;
132 CHECKREG r6, 0x018C7FDA;
133 CHECKREG r7, 0x018C7FDA;
134
135 imm32 r0, 0x8b235675;
136 imm32 r1, 0xc8ba5127;
137 imm32 r2, 0x13846705;
138 imm32 r3, 0x00080007;
139 imm32 r4, 0x90ab8d09;
140 imm32 r5, 0x10ace8db;
141 imm32 r6, 0x000c008d;
142 imm32 r7, 0x12467008;
143 R3 = R6.H * R5.L, R2 = R6.L * R5.H;
144 R7 = R2.L * R0.H (M), R6 = R2.H * R0.L;
145 R5 = R1.L * R3.L (M), R4 = R1.H * R3.L;
146 R1 = R2.H * R7.L, R0 = R2.L * R7.H;
147 CHECKREG r0, 0x2517D740;
148 CHECKREG r1, 0xFFFDAAA0;
149 CHECKREG r2, 0x00125D78;
150 CHECKREG r3, 0xFFFDD488;
151 CHECKREG r4, 0x12C555A0;
152 CHECKREG r5, 0x435F68B8;
153 CHECKREG r6, 0x000C2874;
154 CHECKREG r7, 0x32CCEF68;
155
156 imm32 r0, 0xeb235675;
157 imm32 r1, 0xceba5127;
158 imm32 r2, 0x13e46705;
159 imm32 r3, 0x000e0007;
160 imm32 r4, 0x90abed09;
161 imm32 r5, 0x10aceedb;
162 imm32 r6, 0x000c00ed;
163 imm32 r7, 0x1246700e;
164 R1 = R1.H * R4.L, R0 = R1.H * R4.L;
165 R3 = R2.L * R5.L, R2 = R2.L * R5.H;
166 R5 = R3.H * R6.L, R4 = R3.L * R6.L;
167 R7 = R4.L * R0.H, R6 = R4.H * R0.L;
168 CHECKREG r0, 0x074CED14;
169 CHECKREG r1, 0x074CED14;
170 CHECKREG r2, 0x0D6B0EB8;
171 CHECKREG r3, 0xF2338E8E;
172 CHECKREG r4, 0xFF2DF2EC;
173 CHECKREG r5, 0xFFE6726E;
174 CHECKREG r6, 0x001F3108;
175 CHECKREG r7, 0xFF412420;
176
177
178
179 pass