refdes=CN4
}
C 46000 50600 1 0 0 3.3V-plus-1.sym
-C 54600 45700 1 0 0 connector2-2.sym
+C 54700 45700 1 0 0 connector2-2.sym
{
-T 55300 45500 5 10 1 1 0 6 1
+T 55400 45500 5 10 1 1 0 6 1
refdes=CN3
-T 54900 46950 5 10 0 0 0 0 1
+T 55000 46950 5 10 0 0 0 0 1
device=CONNECTOR_2
-T 54900 47150 5 10 0 0 0 0 1
+T 55000 47150 5 10 0 0 0 0 1
footprint=SIP2N
}
-U 53000 48600 53000 45500 10 1
-N 50600 46200 52800 46200 4
+U 53400 48600 53400 45500 10 1
+N 50600 46200 53200 46200 4
{
T 52500 46300 5 10 1 1 0 0 1
net=KI1
}
-C 52800 46200 1 0 0 busripper-1.sym
+C 53200 46200 1 0 0 busripper-1.sym
{
-T 52800 46600 5 8 0 0 0 0 1
+T 53200 46600 5 8 0 0 0 0 1
device=none
}
-N 50600 46500 52800 46500 4
+N 50600 46500 53200 46500 4
{
T 52500 46600 5 10 1 1 0 0 1
net=KI2
}
-C 52800 46500 1 0 0 busripper-1.sym
+C 53200 46500 1 0 0 busripper-1.sym
{
-T 52800 46900 5 8 0 0 0 0 1
+T 53200 46900 5 8 0 0 0 0 1
device=none
}
-N 50600 46800 52800 46800 4
+N 50600 46800 53200 46800 4
{
T 52500 46900 5 10 1 1 0 0 1
net=KI3
}
-C 52800 46800 1 0 0 busripper-1.sym
+C 53200 46800 1 0 0 busripper-1.sym
{
-T 52800 47200 5 8 0 0 0 0 1
+T 53200 47200 5 8 0 0 0 0 1
device=none
}
C 41300 48500 1 270 0 busripper-1.sym
T 49900 50400 5 10 1 1 0 0 1
value=10K x 4
}
-C 52800 45900 1 0 0 busripper-1.sym
+C 53200 45900 1 0 0 busripper-1.sym
{
-T 52800 46300 5 8 0 0 0 0 1
+T 53200 46300 5 8 0 0 0 0 1
device=none
-T 52500 46000 5 10 1 1 0 0 1
+T 52900 46000 5 10 1 1 0 0 1
net=KI0
}
U 43600 41400 41500 41400 10 0
T 56500 42150 5 10 0 0 180 6 1
footprint=SIP10N
}
-N 55700 46000 55700 48100 4
+N 55700 46000 55700 48000 4
N 55900 46400 55900 41900 4
N 55400 43600 56200 43600 4
N 55400 44000 56200 44000 4
N 43800 46800 45200 46800 4
N 43800 46500 45200 46500 4
N 43800 46200 45200 46200 4
-N 52800 45900 50600 45900 4
-C 53600 47000 1 0 0 resistor-1.sym
+N 53200 45900 50600 45900 4
+C 53800 47000 1 0 0 resistor-1.sym
{
-T 53900 47400 5 10 0 0 0 0 1
+T 54100 47400 5 10 0 0 0 0 1
device=RESISTOR
-T 53800 47500 5 10 1 1 0 0 1
+T 54000 47500 5 10 1 1 0 0 1
refdes=R5
-T 53800 47300 5 10 1 1 0 0 1
+T 54000 47300 5 10 1 1 0 0 1
value=470
}
C 47700 49100 1 0 0 gnd-2.sym
N 50600 48000 53200 48000 4
N 53200 48000 53200 49500 4
N 53200 49500 55100 49500 4
-N 55100 49200 52800 49200 4
N 50600 45000 55500 45000 4
N 55500 45000 55500 45600 4
N 55500 45600 56200 45600 4
N 56000 45200 56000 44600 4
N 56200 44800 50600 44800 4
N 50600 44800 50600 44700 4
-N 50600 45600 52800 45600 4
+N 50600 45600 53200 45600 4
N 52600 50400 55100 50400 4
-C 53400 48400 1 0 0 gnd-2.sym
-N 55100 49800 53500 49800 4
-N 53500 49800 53500 48700 4
+C 53700 48400 1 0 0 gnd-2.sym
+N 55100 49800 53800 49800 4
+N 53800 49800 53800 48700 4
T 56400 48500 9 10 1 0 0 0 1
ICSP
T 56500 46900 9 10 1 0 0 0 1
PGM
N 43800 44700 45200 44700 4
N 45200 45000 43800 45000 4
-C 51000 42800 1 0 0 io-1.sym
+C 51900 42800 1 0 0 io-1.sym
{
-T 51900 43000 5 10 0 0 0 0 1
+T 52800 43000 5 10 0 0 0 0 1
net=SDA
-T 51200 43400 5 10 0 0 0 0 1
+T 52100 43400 5 10 0 0 0 0 1
device=none
-T 51800 42900 5 10 1 1 0 1 1
+T 52700 42900 5 10 1 1 0 1 1
value=SDA
}
C 43300 42300 1 180 0 io-1.sym
T 42400 42200 5 10 0 1 180 1 1
value=SCL
}
-N 50600 42900 51000 42900 4
-C 51800 43700 1 0 1 input-1.sym
+N 50600 42900 51900 42900 4
+C 52700 43700 1 0 1 input-1.sym
{
-T 51800 44000 5 10 0 0 0 6 1
+T 52700 44000 5 10 0 0 0 6 1
device=INPUT
-T 51800 43800 5 10 1 1 0 0 1
+T 52700 43800 5 10 1 1 0 0 1
net=UART_RX
}
-C 51000 43400 1 0 0 output-1.sym
+C 51900 43400 1 0 0 output-1.sym
{
-T 51100 43700 5 10 0 0 0 0 1
+T 52000 43700 5 10 0 0 0 0 1
device=OUTPUT
-T 51800 43500 5 10 1 1 0 0 1
+T 52700 43500 5 10 1 1 0 0 1
net=UART_TX
}
-N 50600 43800 51000 43800 4
-N 51000 43500 50600 43500 4
+N 50600 43800 51900 43800 4
+N 51900 43500 50600 43500 4
C 42100 49500 1 90 0 resistor-1.sym
{
T 41700 49800 5 10 0 0 90 0 1
T 51500 40100 9 10 1 0 0 0 1
9
T 53900 40400 9 10 1 0 0 0 1
-2.02
+2.03
T 53900 40000 9 10 1 0 0 0 2
K.Ohta
<whatisthis.sowhat@gmail.com>
T 55900 40400 9 10 1 0 0 0 1
-Oct 30,2013
+Nov 09,2013
G 55500 40772 1500 528 0 0 0
/home/whatisthis/Bunsho/001_回路図/OpenI2CRadio/by-sa.png
-U 53000 48600 43600 48600 10 0
+U 53400 48600 43600 48600 10 0
U 43600 48600 43600 41400 10 1
N 45200 48000 45200 49500 4
C 43300 49500 1 90 0 diode-1.sym
net=AKC_TUNLED
}
N 52600 49000 52600 50400 4
-C 55500 48100 1 0 0 vdd-1.sym
C 45300 49500 1 90 0 resistor-1.sym
{
T 44900 49800 5 10 0 0 90 0 1
T 45700 49900 5 10 1 1 180 0 1
value=22K
}
-C 53600 47100 1 90 0 resistor-1.sym
+C 54600 48100 1 180 0 resistor-1.sym
{
-T 53200 47400 5 10 0 0 90 0 1
+T 54300 47700 5 10 0 0 180 0 1
device=RESISTOR
-T 53600 47000 5 10 1 1 180 0 1
+T 54000 48300 5 10 1 1 0 0 1
refdes=R10
-T 53300 46600 5 10 1 1 0 0 1
+T 54300 48300 5 10 1 1 180 0 1
value=22K
}
-N 53500 48000 55700 48000 4
-N 54600 46500 54600 47100 4
+N 54700 46500 54700 47100 4
C 53700 43700 1 0 0 gnd-2.sym
C 45000 50600 1 0 0 vdd-1.sym
T 45400 50200 9 10 1 0 0 0 1
※2
T 54100 47700 9 10 1 0 0 0 1
※2
-T 53200 46300 9 10 1 0 0 0 1
+T 53600 46300 9 10 1 0 0 0 1
※2
N 53800 44000 53800 45600 4
-N 54600 45600 53800 45600 4
-N 54600 46100 54600 45600 4
+N 54700 45600 53800 45600 4
+N 54700 46100 54700 45600 4
T 46300 40900 9 10 1 0 0 0 2
※1 2013-06-29
※2 2013-06-30
T 43100 43100 5 10 1 1 0 6 1
net=RFSEL1
}
-T 53200 46100 9 10 1 0 0 0 1
+T 53600 46100 9 10 1 0 0 0 1
※4
T 55300 47300 9 10 1 0 0 0 1
※4
※4
T 46300 40500 9 10 1 0 0 0 1
※4 2013-07-05
-N 54600 47100 54500 47100 4
N 45200 43500 44800 43500 4
C 43200 42700 1 0 1 output-1.sym
{
T 52400 48800 5 10 0 1 0 0 1
net=Vdd:1
}
-C 52800 45600 1 0 0 busripper-1.sym
+C 53200 45600 1 0 0 busripper-1.sym
{
-T 52800 46000 5 8 0 0 0 0 1
+T 53200 46000 5 8 0 0 0 0 1
device=none
-T 52800 45800 5 10 1 1 180 0 1
+T 53200 45800 5 10 1 1 180 0 1
net=VDD
-T 52800 45600 5 10 0 1 180 0 1
+T 53200 45600 5 10 0 1 180 0 1
net=Vdd:1
}
-C 52800 45300 1 0 0 busripper-1.sym
+C 53200 45300 1 0 0 busripper-1.sym
{
-T 52800 45700 5 8 0 0 0 0 1
+T 53200 45700 5 8 0 0 0 0 1
device=none
-T 52800 45500 5 10 1 1 180 0 1
+T 53200 45500 5 10 1 1 180 0 1
net=PGND:1
}
-N 52800 45300 50600 45300 4
+N 53200 45300 50600 45300 4
N 50900 50100 55100 50100 4
N 52400 50100 52400 48800 4
N 48900 48800 48900 50300 4
N 46200 50600 46200 50300 4
N 47800 50600 47800 50300 4
C 46700 49100 1 0 0 gnd-2.sym
-C 52300 47600 1 0 1 input-1.sym
+C 52700 47600 1 0 1 input-1.sym
{
-T 52300 47900 5 10 0 0 0 6 1
+T 52700 47900 5 10 0 0 0 6 1
device=INPUT
-T 52300 47700 5 10 1 1 0 0 1
+T 52700 47700 5 10 1 1 0 0 1
net=ROT_B
}
-C 52300 47300 1 0 1 input-1.sym
+C 52700 47300 1 0 1 input-1.sym
{
-T 52300 47600 5 10 0 0 0 6 1
+T 52700 47600 5 10 0 0 0 6 1
device=INPUT
-T 52300 47400 5 10 1 1 0 0 1
+T 52700 47300 5 10 1 1 0 0 1
net=ROT_A
}
-N 51500 47400 50600 47400 4
+N 51900 47400 50600 47400 4
N 45200 50400 45200 50600 4
-C 51500 49200 1 90 0 resistor-1.sym
+C 51300 49200 1 90 0 resistor-1.sym
{
-T 51100 49500 5 10 0 0 90 0 1
+T 50900 49500 5 10 0 0 90 0 1
device=RESISTOR
-T 51500 50500 5 10 1 1 180 0 1
-refdes=R11
-T 51500 50300 5 10 1 1 180 0 1
+T 51300 50500 5 10 1 1 180 0 1
+refdes=R14
+T 51300 50300 5 10 1 1 180 0 1
value=10K
}
C 51000 49200 1 90 0 resistor-1.sym
{
T 50600 49500 5 10 0 0 90 0 1
device=RESISTOR
-T 51000 50500 5 10 1 1 180 0 1
+T 50900 50500 5 10 1 1 180 0 1
refdes=R12
-T 51000 50300 5 10 1 1 180 0 1
+T 50900 50300 5 10 1 1 180 0 1
value=10K
}
N 50900 49200 50900 47700 4
-N 53600 47100 50600 47100 4
+N 53800 47100 50600 47100 4
T 51000 50600 9 10 1 0 0 0 1
※7
T 55100 48600 9 10 1 0 0 0 1
N 43400 47600 43200 47600 4
N 43200 47600 43200 47300 4
N 43200 46400 43200 45600 4
-T 52500 42800 9 10 1 0 0 0 1
+T 50900 43100 9 10 1 0 0 0 1
※9
T 51000 47800 9 10 1 0 0 0 1
※9
※9
T 47700 40700 9 10 1 0 0 0 1
※9 2013-10-30
-N 51500 47700 50600 47700 4
-N 51400 49200 51400 47400 4
+N 51900 47700 50600 47700 4
+N 51200 49200 51200 47400 4
+C 51700 49200 1 90 0 resistor-1.sym
+{
+T 51300 49500 5 10 0 0 90 0 1
+device=RESISTOR
+T 51800 50500 5 10 1 1 180 0 1
+refdes=R15
+T 51500 50200 5 10 1 1 0 0 1
+value=10K
+}
+N 54600 48000 55700 48000 4
+N 54700 48000 54700 50100 4
+N 53700 48000 53700 47100 4
+N 50900 48800 53500 48800 4
+N 55100 49200 53500 49200 4
+N 53500 49200 53500 48800 4
+N 51600 49200 51600 43800 4
+T 51500 50600 9 10 1 0 0 0 1
+※10
+T 51600 43600 9 10 1 0 0 0 1
+※10
+T 47700 40500 9 10 1 0 0 0 1
+※10 2013-11-09