OSDN Git Service

sh: Add SE7619 define. sh-devicetree
authorYoshinori Sato <ysato@users.sourceforge.jp>
Sat, 9 Jan 2016 09:11:09 +0000 (18:11 +0900)
committerYoshinori Sato <ysato@users.sourceforge.jp>
Sat, 9 Jan 2016 09:11:09 +0000 (18:11 +0900)
Signed-off-by: Yoshinori Sato <ysato@users.sourceforge.jp>
arch/sh/boot/dts/Makefile [new file with mode: 0644]
arch/sh/boot/dts/se7619.dts [new file with mode: 0644]

diff --git a/arch/sh/boot/dts/Makefile b/arch/sh/boot/dts/Makefile
new file mode 100644 (file)
index 0000000..e92c63c
--- /dev/null
@@ -0,0 +1,10 @@
+ifneq '$(CONFIG_SH_BUILTIN_DTB)' '""'
+BUILTIN_DTB := $(patsubst "%",%,$(CONFIG_SH_BUILTIN_DTB)).dtb.o
+endif
+
+obj-y += $(BUILTIN_DTB)
+
+dtb-$(SH_7619_SOLUTION_ENGINE) := se7619.dtb
+
+always      := $(dtb-y)
+clean-files := *.dtb.S *.dtb
diff --git a/arch/sh/boot/dts/se7619.dts b/arch/sh/boot/dts/se7619.dts
new file mode 100644 (file)
index 0000000..262f299
--- /dev/null
@@ -0,0 +1,93 @@
+ /dts-v1/;
+ / {
+        compatible = "renesas,se7619";
+        #address-cells = <1>;
+        #size-cells = <1>;
+        interrupt-parent = <&shintc>;
+        chosen {
+                bootargs = "console=ttySC2,38400";
+                stdout-path = &sci2;
+        };
+        aliases {
+                serial0 = &sci0;
+                serial1 = &sci1;
+                serial2 = &sci2;
+        };
+         oclk: oscillator {
+                 #clock-cells = <0>;
+                 compatible = "fixed-clock";
+                 clock-frequency = <31250000>;
+                 clock-output-names = "osc";
+         };
+         pllclk: pllclk {
+                 compatible = "renesas,sh7619-pll-clock";
+                 clocks = <&oclk>;
+                 #clock-cells = <0>;
+                 reg = <0xf815ff80 2>, <0xf815ff84 4>;
+         };
+         iclk: iclk {
+                 compatible = "fixed-factor-clock";
+                 clocks = <&pllclk>;
+                 #clock-cells = <0>;
+                 clock-div = <1>;
+                 clock-mult = <1>;
+         };
+         pclk: pclk {
+                 compatible = "renesas,sh7619-div-clock";
+                 clocks = <&pllclk>;
+                 #clock-cells = <0>;
+                 reg = <0xf815ff80 2>;
+         };
+        memory@0c000000 {
+                device_type = "memory";
+                reg = <0x0c000000 0x2000000>;
+        };
+        cpus {
+                #address-cells = <1>;
+                #size-cells = <0>;
+                cpu@0 {
+                        compatible = "renesas,superh";
+                        clock-frequency = <125000000>;
+                };
+        };
+
+        shintc: interrupt-controller@0 {
+                compatible = "renesas,sh-intc";
+                #interrupt-cells = <2>;
+                interrupt-controller;
+        };
+
+        cmt0: timer@f84a0070 {
+               compatible = "renesas,cmt-16";
+               reg = <0xf84a0070 16>;
+               interrupts = <86 0>, <87 0>;
+               clocks = <&pclk>;
+               clock-names = "fck";
+               renesas,channels-mask = <0x03>;
+       };
+        sci0: serial@f8400000 {
+                compatible = "renesas,sh2-scif";
+                reg = <0xf8400000 0x100>;
+                interrupts = <88 0>;
+                clocks = <&pclk>;
+                clock-names = "sci_ick";
+        };
+        sci1: serial@f8410000 {
+                compatible = "renesas,sh2-scif";
+                reg = <0xf8410000 0x100>;
+                interrupts = <92 0>;
+                clocks = <&pclk>;
+                clock-names = "sci_ick";
+        };
+        sci2: serial@f8420000 {
+                compatible = "renesas,sh2-scif";
+                reg = <0xf8420000 0x100>;
+                interrupts = <96 0>;
+                clocks = <&pclk>;
+                clock-names = "sci_ick";
+        };
+ };
\ No newline at end of file