OSDN Git Service

ARM: at91/dt: at91sam9g45: use slow clock where necessary
authorAlexandre Belloni <alexandre.belloni@free-electrons.com>
Wed, 29 Jul 2015 12:10:04 +0000 (14:10 +0200)
committerAlexandre Belloni <alexandre.belloni@free-electrons.com>
Fri, 7 Aug 2015 09:58:26 +0000 (11:58 +0200)
The watchdog, the reset controller, the RTC, the real-time timer, the
shutdown controller and the timer counters need the slow clock, add it
where necessary.

Acked-by: Boris Brezillon <boris.brezillon@free-electrons.com>
Signed-off-by: Alexandre Belloni <alexandre.belloni@free-electrons.com>
arch/arm/boot/dts/at91sam9g45.dtsi

index 4268341..18b8b9e 100644 (file)
                        rstc@fffffd00 {
                                compatible = "atmel,at91sam9g45-rstc";
                                reg = <0xfffffd00 0x10>;
+                               clocks = <&clk32k>;
                        };
 
                        pit: timer@fffffd30 {
                        shdwc@fffffd10 {
                                compatible = "atmel,at91sam9rl-shdwc";
                                reg = <0xfffffd10 0x10>;
+                               clocks = <&clk32k>;
                        };
 
                        tcb0: timer@fff7c000 {
                                compatible = "atmel,at91rm9200-tcb";
                                reg = <0xfff7c000 0x100>;
                                interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
-                               clocks = <&tcb0_clk>, <&tcb0_clk>, <&tcb0_clk>;
-                               clock-names = "t0_clk", "t1_clk", "t2_clk";
+                               clocks = <&tcb0_clk>, <&tcb0_clk>, <&tcb0_clk>, <&clk32k>;
+                               clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
                        };
 
                        tcb1: timer@fffd4000 {
                                compatible = "atmel,at91rm9200-tcb";
                                reg = <0xfffd4000 0x100>;
                                interrupts = <18 IRQ_TYPE_LEVEL_HIGH 0>;
-                               clocks = <&tcb0_clk>, <&tcb0_clk>, <&tcb0_clk>;
-                               clock-names = "t0_clk", "t1_clk", "t2_clk";
+                               clocks = <&tcb0_clk>, <&tcb0_clk>, <&tcb0_clk>, <&clk32k>;
+                               clock-names = "t0_clk", "t1_clk", "t2_clk", "slow_clk";
                        };
 
                        dma: dma-controller@ffffec00 {
                                compatible = "atmel,at91sam9260-wdt";
                                reg = <0xfffffd40 0x10>;
                                interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
+                               clocks = <&clk32k>;
                                atmel,watchdog-type = "hardware";
                                atmel,reset-type = "all";
                                atmel,dbg-halt;
                                compatible = "atmel,at91rm9200-rtc";
                                reg = <0xfffffdb0 0x30>;
                                interrupts = <1 IRQ_TYPE_LEVEL_HIGH 7>;
+                               clocks = <&clk32k>;
                                status = "disabled";
                        };