OSDN Git Service

rtl sim started...
[motonesfpga/motonesfpga.git] / de0_cv_nes / de0_cv_nes.vhd
2016-09-08 astoria-d@fcrtl sim started...
2016-09-08 astoria-d@fcnew design work...
2016-09-08 astoria-d@fcnew design work started.
2016-09-05 astoria-dmore work. all codes must be written in synchronized... ppu-work-160905
2016-09-05 astoria-dde1 integration. failed to display..
2016-09-04 astoria-dde0-cv integration ok.
2016-08-28 astoria-dfuck de0-cv. doesn't work at all!!!!
2016-08-28 astoria-dst ii clock counter enabled. bg not displayed again..
2016-08-28 astoria-dde0-cv integration ok, bg displayed on the test image.
2016-08-27 astoria-dde0-cv bg display ok. debug counter was disabled...
2016-08-27 astoria-dde0-cv latest merge
2016-07-30 astoria-dmerge cpu test all
2016-07-30 astoria-dsmb sprite is displayed!!
2016-07-28 astoria-dde0-cv integration, code clean up
2016-07-17 astoria-dfucking timing....
2016-07-17 astoria-denv catch up...
2016-07-17 astoria-dMerge branch 'ppu_test'
2016-05-28 astoria-dcpu clock counter debug added
2016-05-22 astoria-dnt_vmirror switch read from board sw.
2016-05-20 astoria-d@officest2 debugging...
2016-05-20 astoria-d@officesignal trap ii set up
2016-05-19 astoria-d@officesimulation env setup ok
2016-05-18 astoria-d@officefirst de0 cv nes image test ok!!!
2016-05-18 astoria-d@officeLET flash test ok on de0 cv board!
2016-05-18 astoria-d@officede0 cv board on quartus ii 14.0