OSDN Git Service
summary |
shortlog | log |
commit |
commitdiff |
tree
first ⋅ prev ⋅ next
astoria-d [Sun, 2 Jun 2013 16:39:01 +0000 (01:39 +0900)]
x/y reg update timing changed.
astoria-d [Sun, 2 Jun 2013 16:22:33 +0000 (01:22 +0900)]
ldx immediate ok.
astoria-d [Sun, 2 Jun 2013 04:16:45 +0000 (13:16 +0900)]
code resutructure update
astoria-d [Fri, 31 May 2013 05:43:12 +0000 (14:43 +0900)]
removed.
astoria-d [Fri, 31 May 2013 05:38:42 +0000 (14:38 +0900)]
pc update timing fixed.
added ldx, txs, jmp (not completed).
astoria-d [Thu, 30 May 2013 07:16:59 +0000 (16:16 +0900)]
update. partially merge from simple-arch.
astoria-d [Thu, 30 May 2013 06:49:05 +0000 (15:49 +0900)]
merged from simplified-arch.
astoria-d [Tue, 28 May 2013 10:32:42 +0000 (19:32 +0900)]
instruction decoder working....
astoria-d [Tue, 28 May 2013 08:21:07 +0000 (17:21 +0900)]
integrated shared io data bus.
reset, fetch worked.
astoria-d [Tue, 28 May 2013 06:00:55 +0000 (15:00 +0900)]
data bus unified.
astoria-d [Tue, 28 May 2013 02:16:17 +0000 (11:16 +0900)]
ram data line unified to shared i/o bus.
astoria-d [Tue, 28 May 2013 01:23:20 +0000 (10:23 +0900)]
reduced objects in the Makefile
astoria-d [Mon, 27 May 2013 15:54:43 +0000 (00:54 +0900)]
reset initialize period updated. (still yet to be done)
astoria-d [Mon, 27 May 2013 14:12:21 +0000 (23:12 +0900)]
instruction decoder added.
astoria-d [Mon, 27 May 2013 13:54:50 +0000 (22:54 +0900)]
rom data from read from .nes file.
astoria-d [Sun, 26 May 2013 08:01:14 +0000 (17:01 +0900)]
program counter added.
astoria-d [Sun, 26 May 2013 05:53:09 +0000 (14:53 +0900)]
mos6502 work start
astoria-d [Sat, 25 May 2013 10:11:58 +0000 (19:11 +0900)]
write timing updated.
astoria-d [Fri, 24 May 2013 07:47:47 +0000 (16:47 +0900)]
io timing changed.
data latch added.
simulator board integrated.
astoria-d [Thu, 23 May 2013 12:50:38 +0000 (21:50 +0900)]
test update.
astoria-d [Thu, 23 May 2013 10:10:20 +0000 (19:10 +0900)]
cpu board integrated.
astoria-d [Thu, 23 May 2013 09:37:33 +0000 (18:37 +0900)]
cpu write timing changed.
astoria-d [Thu, 23 May 2013 09:12:48 +0000 (18:12 +0900)]
ram timing changed.
astoria-d [Thu, 23 May 2013 08:28:56 +0000 (17:28 +0900)]
added main circuit motones_sim.
moved cpu_bus to address_decoder.
disabled cpu virtual timing.
astoria-d [Thu, 23 May 2013 05:15:56 +0000 (14:15 +0900)]
clock generator cuicuit added.
astoria-d [Thu, 23 May 2013 02:50:11 +0000 (11:50 +0900)]
motones_sim virtual circuit board empty code added.
astoria-d [Wed, 22 May 2013 08:51:23 +0000 (17:51 +0900)]
memory timing and bus controller updated.
astoria-d [Wed, 22 May 2013 06:17:23 +0000 (15:17 +0900)]
rom/ram read/write timing modfied.
astoria-d [Tue, 21 May 2013 13:44:42 +0000 (22:44 +0900)]
update.
astoria-d [Tue, 21 May 2013 12:43:22 +0000 (21:43 +0900)]
output 'Z' when invalid bus address.
minor fixes.
astoria-d [Tue, 21 May 2013 10:14:55 +0000 (19:14 +0900)]
build order changed.
astoria-d [Tue, 21 May 2013 10:12:09 +0000 (19:12 +0900)]
added root Makefile.
added bus controller.
astoria-d [Tue, 21 May 2013 05:47:44 +0000 (14:47 +0900)]
change select pins to active low.
change ram/rom to asycronous behavior.
Makefile updated.
astoria-d [Tue, 21 May 2013 04:19:59 +0000 (13:19 +0900)]
makefile and code updates.
astoria-d [Tue, 21 May 2013 04:12:09 +0000 (13:12 +0900)]
Make rule updated.
astoria-d [Mon, 20 May 2013 09:45:21 +0000 (18:45 +0900)]
ram test added.
astoria-d [Mon, 20 May 2013 09:01:44 +0000 (18:01 +0900)]
ram created
astoria-d [Mon, 20 May 2013 06:51:03 +0000 (15:51 +0900)]
prg rom created.
astoria-d [Wed, 15 May 2013 10:53:49 +0000 (19:53 +0900)]
regn test update
astoria-d [Wed, 15 May 2013 10:17:02 +0000 (19:17 +0900)]
reg testbench updated.
astoria-d [Wed, 15 May 2013 08:25:29 +0000 (17:25 +0900)]
register added.
astoria-d [Wed, 15 May 2013 05:48:10 +0000 (14:48 +0900)]
deleted binary.
astoria-d [Wed, 15 May 2013 05:46:16 +0000 (14:46 +0900)]
cpu register circuit prepared.
astoria-d [Wed, 15 May 2013 05:26:17 +0000 (14:26 +0900)]
alu sencsitivity list modified.
assertion added to the test.
astoria-d [Tue, 14 May 2013 08:25:48 +0000 (17:25 +0900)]
adc renamed.
and circuit added.
astoria-d [Tue, 14 May 2013 07:56:49 +0000 (16:56 +0900)]
adc test added.
astoria-d [Tue, 14 May 2013 07:25:07 +0000 (16:25 +0900)]
alu changed to use sequential statement.
astoria-d [Mon, 13 May 2013 07:44:19 +0000 (16:44 +0900)]
alu integrated.
astoria-d [Sun, 12 May 2013 01:27:04 +0000 (10:27 +0900)]
structurte >> rtl
astoria-d [Sat, 11 May 2013 10:57:44 +0000 (19:57 +0900)]
alu circuit work started.
astoria-d [Sat, 11 May 2013 09:35:12 +0000 (18:35 +0900)]
testbench updated.
astoria-d [Fri, 10 May 2013 12:25:18 +0000 (21:25 +0900)]
test modified.
astoria-d [Fri, 10 May 2013 10:49:22 +0000 (19:49 +0900)]
adc calcuration ok
astoria-d [Wed, 8 May 2013 11:09:00 +0000 (20:09 +0900)]
start working on cpu simulation
astoria-d [Tue, 7 May 2013 10:53:42 +0000 (19:53 +0900)]
test
astoria-d [Tue, 7 May 2013 10:28:24 +0000 (19:28 +0900)]
8 bit adder test bench ok
astoria-d [Sun, 5 May 2013 06:30:50 +0000 (15:30 +0900)]
8-bit adder
astoria-d [Sun, 5 May 2013 05:21:10 +0000 (14:21 +0900)]
clean up
astoria-d [Sun, 5 May 2013 05:13:59 +0000 (14:13 +0900)]
full adder ok
astoria-d [Sat, 4 May 2013 11:37:08 +0000 (20:37 +0900)]
removed
astoria-d [Sat, 4 May 2013 11:36:15 +0000 (20:36 +0900)]
full adder test
astoria-d [Sat, 4 May 2013 10:20:23 +0000 (19:20 +0900)]
test
astoria-d [Sat, 4 May 2013 10:14:30 +0000 (19:14 +0900)]
test